Added kempston, autofire and enable autofire, enable turbo push buttons for GPIO1[32] and GPIO1[33]
This commit is contained in:
+156
-87
@@ -1,90 +1,88 @@
|
||||
|spectrum
|
||||
LED[0] <= SW[1].DB_MAX_OUTPUT_PORT_TYPE
|
||||
LED[1] <= <GND>
|
||||
LED[2] <= SW[2].DB_MAX_OUTPUT_PORT_TYPE
|
||||
LED[3] <= raw_loader_in.DB_MAX_OUTPUT_PORT_TYPE
|
||||
LED[4] <= <GND>
|
||||
LED[5] <= <GND>
|
||||
LED[6] <= <GND>
|
||||
LED[7] <= <GND>
|
||||
CLOCK_50 => CLOCK_50.IN4
|
||||
LED[0] << SW[1].DB_MAX_OUTPUT_PORT_TYPE
|
||||
LED[1] << raw_loader_in.DB_MAX_OUTPUT_PORT_TYPE
|
||||
LED[2] << turbo.DB_MAX_OUTPUT_PORT_TYPE
|
||||
LED[3] << kempston[0].DB_MAX_OUTPUT_PORT_TYPE
|
||||
LED[4] << kempston[1].DB_MAX_OUTPUT_PORT_TYPE
|
||||
LED[5] << kempston[2].DB_MAX_OUTPUT_PORT_TYPE
|
||||
LED[6] << kempston[3].DB_MAX_OUTPUT_PORT_TYPE
|
||||
LED[7] << LED.DB_MAX_OUTPUT_PORT_TYPE
|
||||
CLOCK_50 => CLOCK_50.IN6
|
||||
KEY[0] => reset.IN1
|
||||
KEY[1] => nNMI.IN1
|
||||
PS2_CLK => PS2_CLK.IN1
|
||||
PS2_DAT => PS2_DAT.IN1
|
||||
I2C_SCLK <> ula:ula_.I2C_SCLK
|
||||
I2C_SDAT <> ula:ula_.I2C_SDAT
|
||||
AUD_XCK <= ula:ula_.AUD_XCK
|
||||
AUD_ADCLRCK <= ula:ula_.AUD_ADCLRCK
|
||||
AUD_DACLRCK <= ula:ula_.AUD_DACLRCK
|
||||
AUD_BCLK <= ula:ula_.AUD_BCLK
|
||||
AUD_DACDAT <= ula:ula_.AUD_DACDAT
|
||||
AUD_XCK << ula:ula_.AUD_XCK
|
||||
AUD_ADCLRCK << ula:ula_.AUD_ADCLRCK
|
||||
AUD_DACLRCK << ula:ula_.AUD_DACLRCK
|
||||
AUD_BCLK << ula:ula_.AUD_BCLK
|
||||
AUD_DACDAT << ula:ula_.AUD_DACDAT
|
||||
AUD_ADCDAT => AUD_ADCDAT.IN1
|
||||
VGA_R[0] <= ula:ula_.VGA_R
|
||||
VGA_R[1] <= ula:ula_.VGA_R
|
||||
VGA_R[2] <= ula:ula_.VGA_R
|
||||
VGA_R[3] <= ula:ula_.VGA_R
|
||||
VGA_G[0] <= ula:ula_.VGA_G
|
||||
VGA_G[1] <= ula:ula_.VGA_G
|
||||
VGA_G[2] <= ula:ula_.VGA_G
|
||||
VGA_G[3] <= ula:ula_.VGA_G
|
||||
VGA_B[0] <= ula:ula_.VGA_B
|
||||
VGA_B[1] <= ula:ula_.VGA_B
|
||||
VGA_B[2] <= ula:ula_.VGA_B
|
||||
VGA_B[3] <= ula:ula_.VGA_B
|
||||
VGA_HS <= ula:ula_.VGA_HS
|
||||
VGA_VS <= ula:ula_.VGA_VS
|
||||
VGA_R[0] << ula:ula_.VGA_R
|
||||
VGA_R[1] << ula:ula_.VGA_R
|
||||
VGA_R[2] << ula:ula_.VGA_R
|
||||
VGA_R[3] << ula:ula_.VGA_R
|
||||
VGA_G[0] << ula:ula_.VGA_G
|
||||
VGA_G[1] << ula:ula_.VGA_G
|
||||
VGA_G[2] << ula:ula_.VGA_G
|
||||
VGA_G[3] << ula:ula_.VGA_G
|
||||
VGA_B[0] << ula:ula_.VGA_B
|
||||
VGA_B[1] << ula:ula_.VGA_B
|
||||
VGA_B[2] << ula:ula_.VGA_B
|
||||
VGA_B[3] << ula:ula_.VGA_B
|
||||
VGA_HS << ula:ula_.VGA_HS
|
||||
VGA_VS << ula:ula_.VGA_VS
|
||||
SW[0] => ~NO_FANOUT~
|
||||
SW[1] => LED[0].DATAIN
|
||||
SW[1] => comb.OUTPUTSELECT
|
||||
SW[2] => SW[2].IN1
|
||||
SW[2] => ~NO_FANOUT~
|
||||
SW[3] => ~NO_FANOUT~
|
||||
GPIO_1[0] <= A[0].DB_MAX_OUTPUT_PORT_TYPE
|
||||
GPIO_1[1] <= A[1].DB_MAX_OUTPUT_PORT_TYPE
|
||||
GPIO_1[2] <= A[2].DB_MAX_OUTPUT_PORT_TYPE
|
||||
GPIO_1[3] <= A[3].DB_MAX_OUTPUT_PORT_TYPE
|
||||
GPIO_1[4] <= A[4].DB_MAX_OUTPUT_PORT_TYPE
|
||||
GPIO_1[5] <= A[5].DB_MAX_OUTPUT_PORT_TYPE
|
||||
GPIO_1[6] <= A[6].DB_MAX_OUTPUT_PORT_TYPE
|
||||
GPIO_1[7] <= A[7].DB_MAX_OUTPUT_PORT_TYPE
|
||||
GPIO_1[8] <= A[8].DB_MAX_OUTPUT_PORT_TYPE
|
||||
GPIO_1[9] <= A[9].DB_MAX_OUTPUT_PORT_TYPE
|
||||
GPIO_1[10] <= A[10].DB_MAX_OUTPUT_PORT_TYPE
|
||||
GPIO_1[11] <= A[11].DB_MAX_OUTPUT_PORT_TYPE
|
||||
GPIO_1[12] <= A[12].DB_MAX_OUTPUT_PORT_TYPE
|
||||
GPIO_1[13] <= A[13].DB_MAX_OUTPUT_PORT_TYPE
|
||||
GPIO_1[14] <= A[14].DB_MAX_OUTPUT_PORT_TYPE
|
||||
GPIO_1[15] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
|
||||
GPIO_1[16] <= D[0].DB_MAX_OUTPUT_PORT_TYPE
|
||||
GPIO_1[17] <= D[1].DB_MAX_OUTPUT_PORT_TYPE
|
||||
GPIO_1[18] <= D[2].DB_MAX_OUTPUT_PORT_TYPE
|
||||
GPIO_1[19] <= D[3].DB_MAX_OUTPUT_PORT_TYPE
|
||||
GPIO_1[20] <= D[4].DB_MAX_OUTPUT_PORT_TYPE
|
||||
GPIO_1[21] <= D[5].DB_MAX_OUTPUT_PORT_TYPE
|
||||
GPIO_1[22] <= D[6].DB_MAX_OUTPUT_PORT_TYPE
|
||||
GPIO_1[23] <= D[7].DB_MAX_OUTPUT_PORT_TYPE
|
||||
GPIO_1[24] <= z80_top_direct_n:z80_.nBUSACK
|
||||
GPIO_1[25] <= z80_top_direct_n:z80_.nHALT
|
||||
GPIO_1[26] <= z80_top_direct_n:z80_.nRFSH
|
||||
GPIO_1[27] <= z80_top_direct_n:z80_.nWR
|
||||
GPIO_1[28] <= z80_top_direct_n:z80_.nRD
|
||||
GPIO_1[29] <= z80_top_direct_n:z80_.nIORQ
|
||||
GPIO_1[30] <= z80_top_direct_n:z80_.nMREQ
|
||||
GPIO_1[31] <= z80_top_direct_n:z80_.nM1
|
||||
GPIO_1[32] <= <GND>
|
||||
GPIO_1[33] <= <GND>
|
||||
buzzer_out <= ula:ula_.beep
|
||||
GPIO_1[0] << A[0].DB_MAX_OUTPUT_PORT_TYPE
|
||||
GPIO_1[1] << A[1].DB_MAX_OUTPUT_PORT_TYPE
|
||||
GPIO_1[2] << A[2].DB_MAX_OUTPUT_PORT_TYPE
|
||||
GPIO_1[3] << A[3].DB_MAX_OUTPUT_PORT_TYPE
|
||||
GPIO_1[4] << A[4].DB_MAX_OUTPUT_PORT_TYPE
|
||||
GPIO_1[5] << A[5].DB_MAX_OUTPUT_PORT_TYPE
|
||||
GPIO_1[6] << A[6].DB_MAX_OUTPUT_PORT_TYPE
|
||||
GPIO_1[7] << A[7].DB_MAX_OUTPUT_PORT_TYPE
|
||||
GPIO_1[8] << A[8].DB_MAX_OUTPUT_PORT_TYPE
|
||||
GPIO_1[9] << A[9].DB_MAX_OUTPUT_PORT_TYPE
|
||||
GPIO_1[10] << A[10].DB_MAX_OUTPUT_PORT_TYPE
|
||||
GPIO_1[11] << A[11].DB_MAX_OUTPUT_PORT_TYPE
|
||||
GPIO_1[12] << A[12].DB_MAX_OUTPUT_PORT_TYPE
|
||||
GPIO_1[13] << A[13].DB_MAX_OUTPUT_PORT_TYPE
|
||||
GPIO_1[14] << A[14].DB_MAX_OUTPUT_PORT_TYPE
|
||||
GPIO_1[15] << A[15].DB_MAX_OUTPUT_PORT_TYPE
|
||||
GPIO_1[16] << D[0].DB_MAX_OUTPUT_PORT_TYPE
|
||||
GPIO_1[17] << D[1].DB_MAX_OUTPUT_PORT_TYPE
|
||||
GPIO_1[18] << D[2].DB_MAX_OUTPUT_PORT_TYPE
|
||||
GPIO_1[19] << D[3].DB_MAX_OUTPUT_PORT_TYPE
|
||||
GPIO_1[20] << D[4].DB_MAX_OUTPUT_PORT_TYPE
|
||||
GPIO_1[21] << D[5].DB_MAX_OUTPUT_PORT_TYPE
|
||||
GPIO_1[22] << D[6].DB_MAX_OUTPUT_PORT_TYPE
|
||||
GPIO_1[23] << D[7].DB_MAX_OUTPUT_PORT_TYPE
|
||||
GPIO_1[24] << z80_top_direct_n:z80_.nBUSACK
|
||||
GPIO_1[25] << z80_top_direct_n:z80_.nHALT
|
||||
GPIO_1[26] << z80_top_direct_n:z80_.nRFSH
|
||||
GPIO_1[27] << z80_top_direct_n:z80_.nWR
|
||||
GPIO_1[28] << z80_top_direct_n:z80_.nRD
|
||||
GPIO_1[29] << z80_top_direct_n:z80_.nIORQ
|
||||
GPIO_1[30] << z80_top_direct_n:z80_.nMREQ
|
||||
GPIO_1[31] << z80_top_direct_n:z80_.nM1
|
||||
buzzer_out << ula:ula_.beep
|
||||
raw_loader_in => raw_loader_in.IN1
|
||||
DRAM_BA[0] <= sdram_controller:sdram_.DRAM_BA
|
||||
DRAM_BA[1] <= sdram_controller:sdram_.DRAM_BA
|
||||
DRAM_DQM[0] <= sdram_controller:sdram_.DRAM_DQM
|
||||
DRAM_DQM[1] <= sdram_controller:sdram_.DRAM_DQM
|
||||
DRAM_RAS_N <= sdram_controller:sdram_.DRAM_RAS_N
|
||||
DRAM_CAS_N <= sdram_controller:sdram_.DRAM_CAS_N
|
||||
DRAM_CKE <= sdram_controller:sdram_.DRAM_CKE
|
||||
DRAM_CLK <= sdram_controller:sdram_.DRAM_CLK
|
||||
DRAM_WE_N <= sdram_controller:sdram_.DRAM_WE_N
|
||||
DRAM_CS_N <= sdram_controller:sdram_.DRAM_CS_N
|
||||
DRAM_BA[0] << sdram_controller:sdram_.DRAM_BA
|
||||
DRAM_BA[1] << sdram_controller:sdram_.DRAM_BA
|
||||
DRAM_DQM[0] << sdram_controller:sdram_.DRAM_DQM
|
||||
DRAM_DQM[1] << sdram_controller:sdram_.DRAM_DQM
|
||||
DRAM_RAS_N << sdram_controller:sdram_.DRAM_RAS_N
|
||||
DRAM_CAS_N << sdram_controller:sdram_.DRAM_CAS_N
|
||||
DRAM_CKE << sdram_controller:sdram_.DRAM_CKE
|
||||
DRAM_CLK << sdram_controller:sdram_.DRAM_CLK
|
||||
DRAM_WE_N << sdram_controller:sdram_.DRAM_WE_N
|
||||
DRAM_CS_N << sdram_controller:sdram_.DRAM_CS_N
|
||||
DRAM_DQ[0] <> sdram_controller:sdram_.DRAM_DQ
|
||||
DRAM_DQ[1] <> sdram_controller:sdram_.DRAM_DQ
|
||||
DRAM_DQ[2] <> sdram_controller:sdram_.DRAM_DQ
|
||||
@@ -101,19 +99,88 @@ DRAM_DQ[12] <> sdram_controller:sdram_.DRAM_DQ
|
||||
DRAM_DQ[13] <> sdram_controller:sdram_.DRAM_DQ
|
||||
DRAM_DQ[14] <> sdram_controller:sdram_.DRAM_DQ
|
||||
DRAM_DQ[15] <> sdram_controller:sdram_.DRAM_DQ
|
||||
DRAM_ADDR[0] <= sdram_controller:sdram_.DRAM_ADDR
|
||||
DRAM_ADDR[1] <= sdram_controller:sdram_.DRAM_ADDR
|
||||
DRAM_ADDR[2] <= sdram_controller:sdram_.DRAM_ADDR
|
||||
DRAM_ADDR[3] <= sdram_controller:sdram_.DRAM_ADDR
|
||||
DRAM_ADDR[4] <= sdram_controller:sdram_.DRAM_ADDR
|
||||
DRAM_ADDR[5] <= sdram_controller:sdram_.DRAM_ADDR
|
||||
DRAM_ADDR[6] <= sdram_controller:sdram_.DRAM_ADDR
|
||||
DRAM_ADDR[7] <= sdram_controller:sdram_.DRAM_ADDR
|
||||
DRAM_ADDR[8] <= sdram_controller:sdram_.DRAM_ADDR
|
||||
DRAM_ADDR[9] <= sdram_controller:sdram_.DRAM_ADDR
|
||||
DRAM_ADDR[10] <= sdram_controller:sdram_.DRAM_ADDR
|
||||
DRAM_ADDR[11] <= sdram_controller:sdram_.DRAM_ADDR
|
||||
DRAM_ADDR[12] <= sdram_controller:sdram_.DRAM_ADDR
|
||||
DRAM_ADDR[0] << sdram_controller:sdram_.DRAM_ADDR
|
||||
DRAM_ADDR[1] << sdram_controller:sdram_.DRAM_ADDR
|
||||
DRAM_ADDR[2] << sdram_controller:sdram_.DRAM_ADDR
|
||||
DRAM_ADDR[3] << sdram_controller:sdram_.DRAM_ADDR
|
||||
DRAM_ADDR[4] << sdram_controller:sdram_.DRAM_ADDR
|
||||
DRAM_ADDR[5] << sdram_controller:sdram_.DRAM_ADDR
|
||||
DRAM_ADDR[6] << sdram_controller:sdram_.DRAM_ADDR
|
||||
DRAM_ADDR[7] << sdram_controller:sdram_.DRAM_ADDR
|
||||
DRAM_ADDR[8] << sdram_controller:sdram_.DRAM_ADDR
|
||||
DRAM_ADDR[9] << sdram_controller:sdram_.DRAM_ADDR
|
||||
DRAM_ADDR[10] << sdram_controller:sdram_.DRAM_ADDR
|
||||
DRAM_ADDR[11] << sdram_controller:sdram_.DRAM_ADDR
|
||||
DRAM_ADDR[12] << sdram_controller:sdram_.DRAM_ADDR
|
||||
kempston[0] => LED[3].DATAIN
|
||||
kempston[0] => D.DATAB
|
||||
kempston[1] => LED[4].DATAIN
|
||||
kempston[1] => D.DATAB
|
||||
kempston[2] => LED[5].DATAIN
|
||||
kempston[2] => D.DATAB
|
||||
kempston[3] => LED[6].DATAIN
|
||||
kempston[3] => D.DATAB
|
||||
kempston[4] => LED.IN1
|
||||
kempston[4] => D.IN1
|
||||
kempston_gnd << <GND>
|
||||
turbo_button => turbo_button.IN1
|
||||
kempston_autofire_button => kempston_autofire_button.IN1
|
||||
|
||||
|
||||
|spectrum|debouncer:debounce_turbo
|
||||
i_Clk => r_State.CLK
|
||||
i_Clk => r_Count[0].CLK
|
||||
i_Clk => r_Count[1].CLK
|
||||
i_Clk => r_Count[2].CLK
|
||||
i_Clk => r_Count[3].CLK
|
||||
i_Clk => r_Count[4].CLK
|
||||
i_Clk => r_Count[5].CLK
|
||||
i_Clk => r_Count[6].CLK
|
||||
i_Clk => r_Count[7].CLK
|
||||
i_Clk => r_Count[8].CLK
|
||||
i_Clk => r_Count[9].CLK
|
||||
i_Clk => r_Count[10].CLK
|
||||
i_Clk => r_Count[11].CLK
|
||||
i_Clk => r_Count[12].CLK
|
||||
i_Clk => r_Count[13].CLK
|
||||
i_Clk => r_Count[14].CLK
|
||||
i_Clk => r_Count[15].CLK
|
||||
i_Clk => r_Count[16].CLK
|
||||
i_Clk => r_Count[17].CLK
|
||||
i_Clk => r_Count[18].CLK
|
||||
i_Clk => r_Count[19].CLK
|
||||
i_Clk => r_Count[20].CLK
|
||||
i_Switch => always0.IN1
|
||||
i_Switch => r_State.DATAB
|
||||
o_Switch <= r_State.DB_MAX_OUTPUT_PORT_TYPE
|
||||
|
||||
|
||||
|spectrum|debouncer:debounce_autofire
|
||||
i_Clk => r_State.CLK
|
||||
i_Clk => r_Count[0].CLK
|
||||
i_Clk => r_Count[1].CLK
|
||||
i_Clk => r_Count[2].CLK
|
||||
i_Clk => r_Count[3].CLK
|
||||
i_Clk => r_Count[4].CLK
|
||||
i_Clk => r_Count[5].CLK
|
||||
i_Clk => r_Count[6].CLK
|
||||
i_Clk => r_Count[7].CLK
|
||||
i_Clk => r_Count[8].CLK
|
||||
i_Clk => r_Count[9].CLK
|
||||
i_Clk => r_Count[10].CLK
|
||||
i_Clk => r_Count[11].CLK
|
||||
i_Clk => r_Count[12].CLK
|
||||
i_Clk => r_Count[13].CLK
|
||||
i_Clk => r_Count[14].CLK
|
||||
i_Clk => r_Count[15].CLK
|
||||
i_Clk => r_Count[16].CLK
|
||||
i_Clk => r_Count[17].CLK
|
||||
i_Clk => r_Count[18].CLK
|
||||
i_Clk => r_Count[19].CLK
|
||||
i_Clk => r_Count[20].CLK
|
||||
i_Switch => always0.IN1
|
||||
i_Switch => r_State.DATAB
|
||||
o_Switch <= r_State.DB_MAX_OUTPUT_PORT_TYPE
|
||||
|
||||
|
||||
|spectrum|rom0:rom
|
||||
@@ -2144,6 +2211,8 @@ address[23] => Equal7.IN13
|
||||
address[23] => n.DATAB
|
||||
address[23] => n.DATAB
|
||||
req_read => n.OUTPUTSELECT
|
||||
req_read => n.OUTPUTSELECT
|
||||
req_write => n.OUTPUTSELECT
|
||||
req_write => n.OUTPUTSELECT
|
||||
data_out[0] <= r.data_out_low[0].DB_MAX_OUTPUT_PORT_TYPE
|
||||
data_out[1] <= r.data_out_low[1].DB_MAX_OUTPUT_PORT_TYPE
|
||||
|
||||
Reference in New Issue
Block a user