Fixed video, kbd and buzzer
This commit is contained in:
+4176
File diff suppressed because it is too large
Load Diff
+309
@@ -0,0 +1,309 @@
|
||||
/*
|
||||
WARNING: Do NOT edit the input and output ports in this file in a text
|
||||
editor if you plan to continue editing the block that represents it in
|
||||
the Block Editor! File corruption is VERY likely to occur.
|
||||
*/
|
||||
/*
|
||||
Copyright (C) 1991-2013 Altera Corporation
|
||||
Your use of Altera Corporation's design tools, logic functions
|
||||
and other software and tools, and its AMPP partner logic
|
||||
functions, and any output files from any of the foregoing
|
||||
(including device programming or simulation files), and any
|
||||
associated documentation or information are expressly subject
|
||||
to the terms and conditions of the Altera Program License
|
||||
Subscription Agreement, Altera MegaCore Function License
|
||||
Agreement, or other applicable license agreement, including,
|
||||
without limitation, that your use is for the sole purpose of
|
||||
programming logic devices manufactured by Altera and sold by
|
||||
Altera or its authorized distributors. Please refer to the
|
||||
applicable agreement for further details.
|
||||
*/
|
||||
(header "symbol" (version "1.2"))
|
||||
(symbol
|
||||
(rect 16 16 272 464)
|
||||
(text "alu" (rect 5 0 21 14)(font "Arial" (font_size 8)))
|
||||
(text "inst" (rect 8 432 25 444)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "alu_oe" (rect 0 0 37 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_oe" (rect 21 27 58 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 32)(pt 16 32))
|
||||
)
|
||||
(port
|
||||
(pt 0 48)
|
||||
(input)
|
||||
(text "alu_shift_in" (rect 0 0 64 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_shift_in" (rect 21 43 85 57)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 48)(pt 16 48))
|
||||
)
|
||||
(port
|
||||
(pt 0 64)
|
||||
(input)
|
||||
(text "alu_shift_left" (rect 0 0 73 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_shift_left" (rect 21 59 94 73)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 64)(pt 16 64))
|
||||
)
|
||||
(port
|
||||
(pt 0 80)
|
||||
(input)
|
||||
(text "alu_shift_right" (rect 0 0 80 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_shift_right" (rect 21 75 101 89)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 80)(pt 16 80))
|
||||
)
|
||||
(port
|
||||
(pt 0 96)
|
||||
(input)
|
||||
(text "alu_core_R" (rect 0 0 64 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_core_R" (rect 21 91 85 105)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 96)(pt 16 96))
|
||||
)
|
||||
(port
|
||||
(pt 0 112)
|
||||
(input)
|
||||
(text "alu_core_V" (rect 0 0 66 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_core_V" (rect 21 107 87 121)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 112)(pt 16 112))
|
||||
)
|
||||
(port
|
||||
(pt 0 128)
|
||||
(input)
|
||||
(text "alu_core_S" (rect 0 0 64 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_core_S" (rect 21 123 85 137)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 128)(pt 16 128))
|
||||
)
|
||||
(port
|
||||
(pt 0 144)
|
||||
(input)
|
||||
(text "alu_bs_oe" (rect 0 0 59 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_bs_oe" (rect 21 139 80 153)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 144)(pt 16 144))
|
||||
)
|
||||
(port
|
||||
(pt 0 160)
|
||||
(input)
|
||||
(text "alu_parity_in" (rect 0 0 71 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_parity_in" (rect 21 155 92 169)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 160)(pt 16 160))
|
||||
)
|
||||
(port
|
||||
(pt 0 176)
|
||||
(input)
|
||||
(text "alu_shift_oe" (rect 0 0 69 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_shift_oe" (rect 21 171 90 185)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 176)(pt 16 176))
|
||||
)
|
||||
(port
|
||||
(pt 0 192)
|
||||
(input)
|
||||
(text "alu_core_cf_in" (rect 0 0 84 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_core_cf_in" (rect 21 187 105 201)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 192)(pt 16 192))
|
||||
)
|
||||
(port
|
||||
(pt 0 208)
|
||||
(input)
|
||||
(text "alu_op2_oe" (rect 0 0 66 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_op2_oe" (rect 21 203 87 217)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 208)(pt 16 208))
|
||||
)
|
||||
(port
|
||||
(pt 0 224)
|
||||
(input)
|
||||
(text "alu_op1_oe" (rect 0 0 66 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_op1_oe" (rect 21 219 87 233)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 224)(pt 16 224))
|
||||
)
|
||||
(port
|
||||
(pt 0 240)
|
||||
(input)
|
||||
(text "alu_res_oe" (rect 0 0 63 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_res_oe" (rect 21 235 84 249)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 240)(pt 16 240))
|
||||
)
|
||||
(port
|
||||
(pt 0 256)
|
||||
(input)
|
||||
(text "alu_op1_sel_low" (rect 0 0 96 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_op1_sel_low" (rect 21 251 117 265)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 256)(pt 16 256))
|
||||
)
|
||||
(port
|
||||
(pt 0 272)
|
||||
(input)
|
||||
(text "alu_op1_sel_zero" (rect 0 0 101 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_op1_sel_zero" (rect 21 267 122 281)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 272)(pt 16 272))
|
||||
)
|
||||
(port
|
||||
(pt 0 288)
|
||||
(input)
|
||||
(text "alu_op1_sel_bus" (rect 0 0 96 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_op1_sel_bus" (rect 21 283 117 297)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 288)(pt 16 288))
|
||||
)
|
||||
(port
|
||||
(pt 0 304)
|
||||
(input)
|
||||
(text "alu_op2_sel_zero" (rect 0 0 101 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_op2_sel_zero" (rect 21 299 122 313)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 304)(pt 16 304))
|
||||
)
|
||||
(port
|
||||
(pt 0 320)
|
||||
(input)
|
||||
(text "alu_op2_sel_bus" (rect 0 0 96 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_op2_sel_bus" (rect 21 315 117 329)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 320)(pt 16 320))
|
||||
)
|
||||
(port
|
||||
(pt 0 336)
|
||||
(input)
|
||||
(text "alu_op2_sel_lq" (rect 0 0 84 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_op2_sel_lq" (rect 21 331 105 345)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 336)(pt 16 336))
|
||||
)
|
||||
(port
|
||||
(pt 0 352)
|
||||
(input)
|
||||
(text "alu_op_low" (rect 0 0 66 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_op_low" (rect 21 347 87 361)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 352)(pt 16 352))
|
||||
)
|
||||
(port
|
||||
(pt 0 368)
|
||||
(input)
|
||||
(text "alu_sel_op2_neg" (rect 0 0 96 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_sel_op2_neg" (rect 21 363 117 377)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 368)(pt 16 368))
|
||||
)
|
||||
(port
|
||||
(pt 0 384)
|
||||
(input)
|
||||
(text "alu_sel_op2_high" (rect 0 0 99 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_sel_op2_high" (rect 21 379 120 393)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 384)(pt 16 384))
|
||||
)
|
||||
(port
|
||||
(pt 0 400)
|
||||
(input)
|
||||
(text "clk" (rect 0 0 15 14)(font "Arial" (font_size 8)))
|
||||
(text "clk" (rect 21 395 36 409)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 400)(pt 16 400))
|
||||
)
|
||||
(port
|
||||
(pt 0 416)
|
||||
(input)
|
||||
(text "bsel[2..0]" (rect 0 0 51 14)(font "Arial" (font_size 8)))
|
||||
(text "bsel[2..0]" (rect 21 411 72 425)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 416)(pt 16 416)(line_width 3))
|
||||
)
|
||||
(port
|
||||
(pt 256 32)
|
||||
(output)
|
||||
(text "alu_zero" (rect 0 0 49 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_zero" (rect 186 27 235 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 256 32)(pt 240 32))
|
||||
)
|
||||
(port
|
||||
(pt 256 48)
|
||||
(output)
|
||||
(text "alu_parity_out" (rect 0 0 80 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_parity_out" (rect 155 43 235 57)(font "Arial" (font_size 8)))
|
||||
(line (pt 256 48)(pt 240 48))
|
||||
)
|
||||
(port
|
||||
(pt 256 64)
|
||||
(output)
|
||||
(text "alu_high_eq_9" (rect 0 0 82 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_high_eq_9" (rect 153 59 235 73)(font "Arial" (font_size 8)))
|
||||
(line (pt 256 64)(pt 240 64))
|
||||
)
|
||||
(port
|
||||
(pt 256 80)
|
||||
(output)
|
||||
(text "alu_high_gt_9" (rect 0 0 79 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_high_gt_9" (rect 156 75 235 89)(font "Arial" (font_size 8)))
|
||||
(line (pt 256 80)(pt 240 80))
|
||||
)
|
||||
(port
|
||||
(pt 256 96)
|
||||
(output)
|
||||
(text "alu_low_gt_9" (rect 0 0 76 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_low_gt_9" (rect 159 91 235 105)(font "Arial" (font_size 8)))
|
||||
(line (pt 256 96)(pt 240 96))
|
||||
)
|
||||
(port
|
||||
(pt 256 112)
|
||||
(output)
|
||||
(text "alu_shift_db0" (rect 0 0 76 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_shift_db0" (rect 159 107 235 121)(font "Arial" (font_size 8)))
|
||||
(line (pt 256 112)(pt 240 112))
|
||||
)
|
||||
(port
|
||||
(pt 256 128)
|
||||
(output)
|
||||
(text "alu_shift_db7" (rect 0 0 76 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_shift_db7" (rect 159 123 235 137)(font "Arial" (font_size 8)))
|
||||
(line (pt 256 128)(pt 240 128))
|
||||
)
|
||||
(port
|
||||
(pt 256 144)
|
||||
(output)
|
||||
(text "alu_core_cf_out" (rect 0 0 93 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_core_cf_out" (rect 142 139 235 153)(font "Arial" (font_size 8)))
|
||||
(line (pt 256 144)(pt 240 144))
|
||||
)
|
||||
(port
|
||||
(pt 256 160)
|
||||
(output)
|
||||
(text "alu_sf_out" (rect 0 0 60 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_sf_out" (rect 175 155 235 169)(font "Arial" (font_size 8)))
|
||||
(line (pt 256 160)(pt 240 160))
|
||||
)
|
||||
(port
|
||||
(pt 256 176)
|
||||
(output)
|
||||
(text "alu_yf_out" (rect 0 0 60 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_yf_out" (rect 175 171 235 185)(font "Arial" (font_size 8)))
|
||||
(line (pt 256 176)(pt 240 176))
|
||||
)
|
||||
(port
|
||||
(pt 256 192)
|
||||
(output)
|
||||
(text "alu_xf_out" (rect 0 0 60 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_xf_out" (rect 175 187 235 201)(font "Arial" (font_size 8)))
|
||||
(line (pt 256 192)(pt 240 192))
|
||||
)
|
||||
(port
|
||||
(pt 256 208)
|
||||
(output)
|
||||
(text "alu_vf_out" (rect 0 0 60 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_vf_out" (rect 175 203 235 217)(font "Arial" (font_size 8)))
|
||||
(line (pt 256 208)(pt 240 208))
|
||||
)
|
||||
(port
|
||||
(pt 256 224)
|
||||
(output)
|
||||
(text "test_db_low[3..0]" (rect 0 0 99 14)(font "Arial" (font_size 8)))
|
||||
(text "test_db_low[3..0]" (rect 136 219 235 233)(font "Arial" (font_size 8)))
|
||||
(line (pt 256 224)(pt 240 224)(line_width 3))
|
||||
)
|
||||
(port
|
||||
(pt 256 256)
|
||||
(output)
|
||||
(text "test_db_high[3..0]" (rect 0 0 101 14)(font "Arial" (font_size 8)))
|
||||
(text "test_db_high[3..0]" (rect 134 251 235 265)(font "Arial" (font_size 8)))
|
||||
(line (pt 256 256)(pt 240 256)(line_width 3))
|
||||
)
|
||||
(port
|
||||
(pt 256 240)
|
||||
(bidir)
|
||||
(text "db[7..0]" (rect 0 0 42 14)(font "Arial" (font_size 8)))
|
||||
(text "db[7..0]" (rect 193 235 235 249)(font "Arial" (font_size 8)))
|
||||
(line (pt 256 240)(pt 240 240)(line_width 3))
|
||||
)
|
||||
(drawing
|
||||
(rectangle (rect 16 16 240 432))
|
||||
)
|
||||
)
|
||||
+384
@@ -0,0 +1,384 @@
|
||||
// Copyright (C) 1991-2013 Altera Corporation
|
||||
// Your use of Altera Corporation's design tools, logic functions
|
||||
// and other software and tools, and its AMPP partner logic
|
||||
// functions, and any output files from any of the foregoing
|
||||
// (including device programming or simulation files), and any
|
||||
// associated documentation or information are expressly subject
|
||||
// to the terms and conditions of the Altera Program License
|
||||
// Subscription Agreement, Altera MegaCore Function License
|
||||
// Agreement, or other applicable license agreement, including,
|
||||
// without limitation, that your use is for the sole purpose of
|
||||
// programming logic devices manufactured by Altera and sold by
|
||||
// Altera or its authorized distributors. Please refer to the
|
||||
// applicable agreement for further details.
|
||||
|
||||
// PROGRAM "Quartus II 64-Bit"
|
||||
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"
|
||||
// CREATED "Fri Nov 07 19:44:45 2014"
|
||||
|
||||
module alu(
|
||||
alu_core_R,
|
||||
alu_core_V,
|
||||
alu_core_S,
|
||||
alu_bs_oe,
|
||||
alu_parity_in,
|
||||
alu_oe,
|
||||
alu_shift_oe,
|
||||
alu_core_cf_in,
|
||||
alu_op2_oe,
|
||||
alu_op1_oe,
|
||||
alu_res_oe,
|
||||
alu_op1_sel_low,
|
||||
alu_op1_sel_zero,
|
||||
alu_op1_sel_bus,
|
||||
alu_op2_sel_zero,
|
||||
alu_op2_sel_bus,
|
||||
alu_op2_sel_lq,
|
||||
alu_op_low,
|
||||
alu_shift_in,
|
||||
alu_sel_op2_neg,
|
||||
alu_sel_op2_high,
|
||||
alu_shift_left,
|
||||
alu_shift_right,
|
||||
clk,
|
||||
bsel,
|
||||
alu_zero,
|
||||
alu_parity_out,
|
||||
alu_high_eq_9,
|
||||
alu_high_gt_9,
|
||||
alu_low_gt_9,
|
||||
alu_shift_db0,
|
||||
alu_shift_db7,
|
||||
alu_core_cf_out,
|
||||
alu_sf_out,
|
||||
alu_yf_out,
|
||||
alu_xf_out,
|
||||
alu_vf_out,
|
||||
db,
|
||||
test_db_high,
|
||||
test_db_low
|
||||
);
|
||||
|
||||
|
||||
input wire alu_core_R;
|
||||
input wire alu_core_V;
|
||||
input wire alu_core_S;
|
||||
input wire alu_bs_oe;
|
||||
input wire alu_parity_in;
|
||||
input wire alu_oe;
|
||||
input wire alu_shift_oe;
|
||||
input wire alu_core_cf_in;
|
||||
input wire alu_op2_oe;
|
||||
input wire alu_op1_oe;
|
||||
input wire alu_res_oe;
|
||||
input wire alu_op1_sel_low;
|
||||
input wire alu_op1_sel_zero;
|
||||
input wire alu_op1_sel_bus;
|
||||
input wire alu_op2_sel_zero;
|
||||
input wire alu_op2_sel_bus;
|
||||
input wire alu_op2_sel_lq;
|
||||
input wire alu_op_low;
|
||||
input wire alu_shift_in;
|
||||
input wire alu_sel_op2_neg;
|
||||
input wire alu_sel_op2_high;
|
||||
input wire alu_shift_left;
|
||||
input wire alu_shift_right;
|
||||
input wire clk;
|
||||
input wire [2:0] bsel;
|
||||
output wire alu_zero;
|
||||
output wire alu_parity_out;
|
||||
output wire alu_high_eq_9;
|
||||
output wire alu_high_gt_9;
|
||||
output wire alu_low_gt_9;
|
||||
output wire alu_shift_db0;
|
||||
output wire alu_shift_db7;
|
||||
output wire alu_core_cf_out;
|
||||
output wire alu_sf_out;
|
||||
output wire alu_yf_out;
|
||||
output wire alu_xf_out;
|
||||
output wire alu_vf_out;
|
||||
inout wire [7:0] db;
|
||||
output wire [3:0] test_db_high;
|
||||
output wire [3:0] test_db_low;
|
||||
|
||||
wire [3:0] alu_op1;
|
||||
wire [3:0] alu_op2;
|
||||
wire [3:0] db_high;
|
||||
wire [3:0] db_low;
|
||||
reg [3:0] op1_high;
|
||||
reg [3:0] op1_low;
|
||||
reg [3:0] op2_high;
|
||||
reg [3:0] op2_low;
|
||||
wire [3:0] result_hi;
|
||||
reg [3:0] result_lo;
|
||||
wire [3:0] SYNTHESIZED_WIRE_0;
|
||||
wire [3:0] SYNTHESIZED_WIRE_1;
|
||||
wire [3:0] SYNTHESIZED_WIRE_2;
|
||||
wire [3:0] SYNTHESIZED_WIRE_3;
|
||||
wire SYNTHESIZED_WIRE_35;
|
||||
wire [3:0] SYNTHESIZED_WIRE_5;
|
||||
wire [3:0] SYNTHESIZED_WIRE_7;
|
||||
wire [3:0] SYNTHESIZED_WIRE_8;
|
||||
wire SYNTHESIZED_WIRE_9;
|
||||
wire [3:0] SYNTHESIZED_WIRE_10;
|
||||
wire [3:0] SYNTHESIZED_WIRE_11;
|
||||
wire [3:0] SYNTHESIZED_WIRE_12;
|
||||
wire [3:0] SYNTHESIZED_WIRE_13;
|
||||
wire [3:0] SYNTHESIZED_WIRE_14;
|
||||
wire [3:0] SYNTHESIZED_WIRE_15;
|
||||
wire [3:0] SYNTHESIZED_WIRE_16;
|
||||
wire SYNTHESIZED_WIRE_17;
|
||||
wire [3:0] SYNTHESIZED_WIRE_18;
|
||||
wire SYNTHESIZED_WIRE_36;
|
||||
wire SYNTHESIZED_WIRE_20;
|
||||
wire [3:0] SYNTHESIZED_WIRE_21;
|
||||
wire SYNTHESIZED_WIRE_23;
|
||||
wire [3:0] SYNTHESIZED_WIRE_24;
|
||||
wire SYNTHESIZED_WIRE_37;
|
||||
wire SYNTHESIZED_WIRE_26;
|
||||
wire [3:0] SYNTHESIZED_WIRE_27;
|
||||
wire SYNTHESIZED_WIRE_29;
|
||||
wire SYNTHESIZED_WIRE_30;
|
||||
wire SYNTHESIZED_WIRE_31;
|
||||
wire SYNTHESIZED_WIRE_32;
|
||||
wire [3:0] SYNTHESIZED_WIRE_33;
|
||||
wire [3:0] SYNTHESIZED_WIRE_34;
|
||||
|
||||
|
||||
|
||||
|
||||
assign db_low[3] = alu_bs_oe ? SYNTHESIZED_WIRE_0[3] : 1'bz;
|
||||
assign db_low[2] = alu_bs_oe ? SYNTHESIZED_WIRE_0[2] : 1'bz;
|
||||
assign db_low[1] = alu_bs_oe ? SYNTHESIZED_WIRE_0[1] : 1'bz;
|
||||
assign db_low[0] = alu_bs_oe ? SYNTHESIZED_WIRE_0[0] : 1'bz;
|
||||
|
||||
assign db_high[3] = alu_bs_oe ? SYNTHESIZED_WIRE_1[3] : 1'bz;
|
||||
assign db_high[2] = alu_bs_oe ? SYNTHESIZED_WIRE_1[2] : 1'bz;
|
||||
assign db_high[1] = alu_bs_oe ? SYNTHESIZED_WIRE_1[1] : 1'bz;
|
||||
assign db_high[0] = alu_bs_oe ? SYNTHESIZED_WIRE_1[0] : 1'bz;
|
||||
|
||||
|
||||
alu_core b2v_core(
|
||||
.cy_in(alu_core_cf_in),
|
||||
.S(alu_core_S),
|
||||
.V(alu_core_V),
|
||||
.R(alu_core_R),
|
||||
.op1(alu_op1),
|
||||
.op2(alu_op2),
|
||||
.cy_out(alu_core_cf_out),
|
||||
.vf_out(alu_vf_out),
|
||||
.result(result_hi));
|
||||
|
||||
assign db[3] = alu_oe ? db_low[3] : 1'bz;
|
||||
assign db[2] = alu_oe ? db_low[2] : 1'bz;
|
||||
assign db[1] = alu_oe ? db_low[1] : 1'bz;
|
||||
assign db[0] = alu_oe ? db_low[0] : 1'bz;
|
||||
|
||||
assign db[7] = alu_oe ? db_high[3] : 1'bz;
|
||||
assign db[6] = alu_oe ? db_high[2] : 1'bz;
|
||||
assign db[5] = alu_oe ? db_high[1] : 1'bz;
|
||||
assign db[4] = alu_oe ? db_high[0] : 1'bz;
|
||||
|
||||
|
||||
alu_bit_select b2v_input_bit_select(
|
||||
.bsel(bsel),
|
||||
.bs_out_high(SYNTHESIZED_WIRE_1),
|
||||
.bs_out_low(SYNTHESIZED_WIRE_0));
|
||||
|
||||
|
||||
alu_shifter_core b2v_input_shift(
|
||||
.shift_in(alu_shift_in),
|
||||
.shift_left(alu_shift_left),
|
||||
.shift_right(alu_shift_right),
|
||||
.db(db),
|
||||
.shift_db0(alu_shift_db0),
|
||||
.shift_db7(alu_shift_db7),
|
||||
.out_high(SYNTHESIZED_WIRE_34),
|
||||
.out_low(SYNTHESIZED_WIRE_33));
|
||||
|
||||
|
||||
always@(posedge clk)
|
||||
begin
|
||||
if (alu_op_low)
|
||||
begin
|
||||
result_lo[3:0] <= result_hi[3:0];
|
||||
end
|
||||
end
|
||||
|
||||
assign alu_op1 = SYNTHESIZED_WIRE_2 | SYNTHESIZED_WIRE_3;
|
||||
|
||||
assign SYNTHESIZED_WIRE_17 = ~alu_op_low;
|
||||
|
||||
assign db_low[3] = alu_op2_oe ? op2_low[3] : 1'bz;
|
||||
assign db_low[2] = alu_op2_oe ? op2_low[2] : 1'bz;
|
||||
assign db_low[1] = alu_op2_oe ? op2_low[1] : 1'bz;
|
||||
assign db_low[0] = alu_op2_oe ? op2_low[0] : 1'bz;
|
||||
|
||||
assign db_high[3] = alu_op2_oe ? op2_high[3] : 1'bz;
|
||||
assign db_high[2] = alu_op2_oe ? op2_high[2] : 1'bz;
|
||||
assign db_high[1] = alu_op2_oe ? op2_high[1] : 1'bz;
|
||||
assign db_high[0] = alu_op2_oe ? op2_high[0] : 1'bz;
|
||||
|
||||
assign SYNTHESIZED_WIRE_5 = ~op2_low;
|
||||
|
||||
assign SYNTHESIZED_WIRE_7 = ~op2_high;
|
||||
|
||||
assign SYNTHESIZED_WIRE_12 = op2_low & {SYNTHESIZED_WIRE_35,SYNTHESIZED_WIRE_35,SYNTHESIZED_WIRE_35,SYNTHESIZED_WIRE_35};
|
||||
|
||||
assign SYNTHESIZED_WIRE_11 = {alu_sel_op2_neg,alu_sel_op2_neg,alu_sel_op2_neg,alu_sel_op2_neg} & SYNTHESIZED_WIRE_5;
|
||||
|
||||
assign SYNTHESIZED_WIRE_14 = op2_high & {SYNTHESIZED_WIRE_35,SYNTHESIZED_WIRE_35,SYNTHESIZED_WIRE_35,SYNTHESIZED_WIRE_35};
|
||||
|
||||
assign SYNTHESIZED_WIRE_13 = {alu_sel_op2_neg,alu_sel_op2_neg,alu_sel_op2_neg,alu_sel_op2_neg} & SYNTHESIZED_WIRE_7;
|
||||
|
||||
assign SYNTHESIZED_WIRE_16 = SYNTHESIZED_WIRE_8 & {SYNTHESIZED_WIRE_9,SYNTHESIZED_WIRE_9,SYNTHESIZED_WIRE_9,SYNTHESIZED_WIRE_9};
|
||||
|
||||
assign SYNTHESIZED_WIRE_15 = {alu_sel_op2_high,alu_sel_op2_high,alu_sel_op2_high,alu_sel_op2_high} & SYNTHESIZED_WIRE_10;
|
||||
|
||||
assign SYNTHESIZED_WIRE_8 = SYNTHESIZED_WIRE_11 | SYNTHESIZED_WIRE_12;
|
||||
|
||||
assign SYNTHESIZED_WIRE_10 = SYNTHESIZED_WIRE_13 | SYNTHESIZED_WIRE_14;
|
||||
|
||||
assign alu_op2 = SYNTHESIZED_WIRE_15 | SYNTHESIZED_WIRE_16;
|
||||
|
||||
assign SYNTHESIZED_WIRE_35 = ~alu_sel_op2_neg;
|
||||
|
||||
assign SYNTHESIZED_WIRE_9 = ~alu_sel_op2_high;
|
||||
|
||||
assign db_low[3] = alu_res_oe ? result_lo[3] : 1'bz;
|
||||
assign db_low[2] = alu_res_oe ? result_lo[2] : 1'bz;
|
||||
assign db_low[1] = alu_res_oe ? result_lo[1] : 1'bz;
|
||||
assign db_low[0] = alu_res_oe ? result_lo[0] : 1'bz;
|
||||
|
||||
assign db_high[3] = alu_res_oe ? result_hi[3] : 1'bz;
|
||||
assign db_high[2] = alu_res_oe ? result_hi[2] : 1'bz;
|
||||
assign db_high[1] = alu_res_oe ? result_hi[1] : 1'bz;
|
||||
assign db_high[0] = alu_res_oe ? result_hi[0] : 1'bz;
|
||||
|
||||
assign SYNTHESIZED_WIRE_3 = op1_low & {alu_op_low,alu_op_low,alu_op_low,alu_op_low};
|
||||
|
||||
assign SYNTHESIZED_WIRE_2 = {SYNTHESIZED_WIRE_17,SYNTHESIZED_WIRE_17,SYNTHESIZED_WIRE_17,SYNTHESIZED_WIRE_17} & op1_high;
|
||||
|
||||
|
||||
always@(posedge SYNTHESIZED_WIRE_36)
|
||||
begin
|
||||
if (SYNTHESIZED_WIRE_20)
|
||||
begin
|
||||
op1_high[3:0] <= SYNTHESIZED_WIRE_18[3:0];
|
||||
end
|
||||
end
|
||||
|
||||
|
||||
always@(posedge SYNTHESIZED_WIRE_36)
|
||||
begin
|
||||
if (SYNTHESIZED_WIRE_23)
|
||||
begin
|
||||
op1_low[3:0] <= SYNTHESIZED_WIRE_21[3:0];
|
||||
end
|
||||
end
|
||||
|
||||
|
||||
always@(posedge SYNTHESIZED_WIRE_37)
|
||||
begin
|
||||
if (SYNTHESIZED_WIRE_26)
|
||||
begin
|
||||
op2_high[3:0] <= SYNTHESIZED_WIRE_24[3:0];
|
||||
end
|
||||
end
|
||||
|
||||
|
||||
always@(posedge SYNTHESIZED_WIRE_37)
|
||||
begin
|
||||
if (SYNTHESIZED_WIRE_29)
|
||||
begin
|
||||
op2_low[3:0] <= SYNTHESIZED_WIRE_27[3:0];
|
||||
end
|
||||
end
|
||||
|
||||
assign db_low[3] = alu_op1_oe ? op1_low[3] : 1'bz;
|
||||
assign db_low[2] = alu_op1_oe ? op1_low[2] : 1'bz;
|
||||
assign db_low[1] = alu_op1_oe ? op1_low[1] : 1'bz;
|
||||
assign db_low[0] = alu_op1_oe ? op1_low[0] : 1'bz;
|
||||
|
||||
assign db_high[3] = alu_op1_oe ? op1_high[3] : 1'bz;
|
||||
assign db_high[2] = alu_op1_oe ? op1_high[2] : 1'bz;
|
||||
assign db_high[1] = alu_op1_oe ? op1_high[1] : 1'bz;
|
||||
assign db_high[0] = alu_op1_oe ? op1_high[0] : 1'bz;
|
||||
|
||||
assign SYNTHESIZED_WIRE_36 = ~clk;
|
||||
|
||||
assign SYNTHESIZED_WIRE_37 = ~clk;
|
||||
|
||||
|
||||
alu_mux_2z b2v_op1_latch_mux_high(
|
||||
.sel_a(alu_op1_sel_bus),
|
||||
.sel_zero(alu_op1_sel_zero),
|
||||
.a(db_high),
|
||||
.ena(SYNTHESIZED_WIRE_20),
|
||||
.Q(SYNTHESIZED_WIRE_18));
|
||||
|
||||
|
||||
alu_mux_3z b2v_op1_latch_mux_low(
|
||||
.sel_a(alu_op1_sel_bus),
|
||||
.sel_b(alu_op1_sel_low),
|
||||
.sel_zero(alu_op1_sel_zero),
|
||||
.a(db_low),
|
||||
.b(db_high),
|
||||
.ena(SYNTHESIZED_WIRE_23),
|
||||
.Q(SYNTHESIZED_WIRE_21));
|
||||
|
||||
|
||||
alu_mux_3z b2v_op2_latch_mux_high(
|
||||
.sel_a(alu_op2_sel_bus),
|
||||
.sel_b(alu_op2_sel_lq),
|
||||
.sel_zero(alu_op2_sel_zero),
|
||||
.a(db_high),
|
||||
.b(db_low),
|
||||
.ena(SYNTHESIZED_WIRE_26),
|
||||
.Q(SYNTHESIZED_WIRE_24));
|
||||
|
||||
|
||||
alu_mux_3z b2v_op2_latch_mux_low(
|
||||
.sel_a(alu_op2_sel_bus),
|
||||
.sel_b(alu_op2_sel_lq),
|
||||
.sel_zero(alu_op2_sel_zero),
|
||||
.a(db_low),
|
||||
.b(alu_op1),
|
||||
.ena(SYNTHESIZED_WIRE_29),
|
||||
.Q(SYNTHESIZED_WIRE_27));
|
||||
|
||||
assign alu_parity_out = SYNTHESIZED_WIRE_30 ^ result_hi[0];
|
||||
|
||||
assign SYNTHESIZED_WIRE_30 = SYNTHESIZED_WIRE_31 ^ result_hi[1];
|
||||
|
||||
assign SYNTHESIZED_WIRE_31 = SYNTHESIZED_WIRE_32 ^ result_hi[2];
|
||||
|
||||
assign SYNTHESIZED_WIRE_32 = alu_parity_in ^ result_hi[3];
|
||||
|
||||
|
||||
alu_prep_daa b2v_prep_daa(
|
||||
.high(op1_high),
|
||||
.low(op1_low),
|
||||
.low_gt_9(alu_low_gt_9),
|
||||
.high_gt_9(alu_high_gt_9),
|
||||
.high_eq_9(alu_high_eq_9));
|
||||
|
||||
assign db_low[3] = alu_shift_oe ? SYNTHESIZED_WIRE_33[3] : 1'bz;
|
||||
assign db_low[2] = alu_shift_oe ? SYNTHESIZED_WIRE_33[2] : 1'bz;
|
||||
assign db_low[1] = alu_shift_oe ? SYNTHESIZED_WIRE_33[1] : 1'bz;
|
||||
assign db_low[0] = alu_shift_oe ? SYNTHESIZED_WIRE_33[0] : 1'bz;
|
||||
|
||||
assign db_high[3] = alu_shift_oe ? SYNTHESIZED_WIRE_34[3] : 1'bz;
|
||||
assign db_high[2] = alu_shift_oe ? SYNTHESIZED_WIRE_34[2] : 1'bz;
|
||||
assign db_high[1] = alu_shift_oe ? SYNTHESIZED_WIRE_34[1] : 1'bz;
|
||||
assign db_high[0] = alu_shift_oe ? SYNTHESIZED_WIRE_34[0] : 1'bz;
|
||||
|
||||
assign alu_zero = ~(db_low[2] | db_low[1] | db_low[3] | db_high[1] | db_high[0] | db_high[2] | db_low[0] | db_high[3]);
|
||||
|
||||
assign alu_sf_out = db_high[3];
|
||||
assign alu_yf_out = db_high[1];
|
||||
assign alu_xf_out = db_low[3];
|
||||
assign test_db_high = db_high;
|
||||
assign test_db_low = db_low;
|
||||
|
||||
endmodule
|
||||
@@ -0,0 +1,848 @@
|
||||
/*
|
||||
WARNING: Do NOT edit the input and output ports in this file in a text
|
||||
editor if you plan to continue editing the block that represents it in
|
||||
the Block Editor! File corruption is VERY likely to occur.
|
||||
*/
|
||||
/*
|
||||
Copyright (C) 1991-2013 Altera Corporation
|
||||
Your use of Altera Corporation's design tools, logic functions
|
||||
and other software and tools, and its AMPP partner logic
|
||||
functions, and any output files from any of the foregoing
|
||||
(including device programming or simulation files), and any
|
||||
associated documentation or information are expressly subject
|
||||
to the terms and conditions of the Altera Program License
|
||||
Subscription Agreement, Altera MegaCore Function License
|
||||
Agreement, or other applicable license agreement, including,
|
||||
without limitation, that your use is for the sole purpose of
|
||||
programming logic devices manufactured by Altera and sold by
|
||||
Altera or its authorized distributors. Please refer to the
|
||||
applicable agreement for further details.
|
||||
*/
|
||||
(header "graphic" (version "1.4"))
|
||||
(pin
|
||||
(input)
|
||||
(rect 24 32 200 48)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "bsel[2..0]" (rect 9 0 55 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 712 136 888 152)
|
||||
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||
(text "bs_out_low[3..0]" (rect 90 0 170 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 52 4)(pt 78 4))
|
||||
(line (pt 52 12)(pt 78 12))
|
||||
(line (pt 52 12)(pt 52 4))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 82 8)(pt 78 12))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
)
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 720 328 896 344)
|
||||
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||
(text "bs_out_high[3..0]" (rect 90 0 174 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 52 4)(pt 78 4))
|
||||
(line (pt 52 12)(pt 78 12))
|
||||
(line (pt 52 12)(pt 52 4))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 82 8)(pt 78 12))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 448 120 512 168)
|
||||
(text "AND3" (rect 1 0 25 10)(font "Arial" (font_size 6)))
|
||||
(text "and0" (rect 3 37 26 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 16 16))
|
||||
)
|
||||
(port
|
||||
(pt 0 24)
|
||||
(input)
|
||||
(text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 24)(pt 16 24))
|
||||
)
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN3" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN3" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 16 32))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 62 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 43 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 16 12)(pt 31 12))
|
||||
(line (pt 16 37)(pt 31 37))
|
||||
(line (pt 16 12)(pt 16 37))
|
||||
(arc (pt 31 36)(pt 31 12)(rect 19 12 44 37))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 448 168 512 216)
|
||||
(text "AND3" (rect 1 0 25 10)(font "Arial" (font_size 6)))
|
||||
(text "and1" (rect 3 37 26 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 16 16))
|
||||
)
|
||||
(port
|
||||
(pt 0 24)
|
||||
(input)
|
||||
(text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 24)(pt 16 24))
|
||||
)
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN3" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN3" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 16 32))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 62 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 43 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 16 12)(pt 31 12))
|
||||
(line (pt 16 37)(pt 31 37))
|
||||
(line (pt 16 12)(pt 16 37))
|
||||
(arc (pt 31 36)(pt 31 12)(rect 19 12 44 37))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 448 216 512 264)
|
||||
(text "AND3" (rect 1 0 25 10)(font "Arial" (font_size 6)))
|
||||
(text "and2" (rect 3 37 26 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 16 16))
|
||||
)
|
||||
(port
|
||||
(pt 0 24)
|
||||
(input)
|
||||
(text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 24)(pt 16 24))
|
||||
)
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN3" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN3" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 16 32))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 62 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 43 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 16 12)(pt 31 12))
|
||||
(line (pt 16 37)(pt 31 37))
|
||||
(line (pt 16 12)(pt 16 37))
|
||||
(arc (pt 31 36)(pt 31 12)(rect 19 12 44 37))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 448 264 512 312)
|
||||
(text "AND3" (rect 1 0 25 10)(font "Arial" (font_size 6)))
|
||||
(text "and3" (rect 3 37 26 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 16 16))
|
||||
)
|
||||
(port
|
||||
(pt 0 24)
|
||||
(input)
|
||||
(text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 24)(pt 16 24))
|
||||
)
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN3" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN3" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 16 32))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 62 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 43 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 16 12)(pt 31 12))
|
||||
(line (pt 16 37)(pt 31 37))
|
||||
(line (pt 16 12)(pt 16 37))
|
||||
(arc (pt 31 36)(pt 31 12)(rect 19 12 44 37))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 448 312 512 360)
|
||||
(text "AND3" (rect 1 0 25 10)(font "Arial" (font_size 6)))
|
||||
(text "and4" (rect 3 37 26 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 16 16))
|
||||
)
|
||||
(port
|
||||
(pt 0 24)
|
||||
(input)
|
||||
(text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 24)(pt 16 24))
|
||||
)
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN3" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN3" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 16 32))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 62 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 43 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 16 12)(pt 31 12))
|
||||
(line (pt 16 37)(pt 31 37))
|
||||
(line (pt 16 12)(pt 16 37))
|
||||
(arc (pt 31 36)(pt 31 12)(rect 19 12 44 37))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 448 360 512 408)
|
||||
(text "AND3" (rect 1 0 25 10)(font "Arial" (font_size 6)))
|
||||
(text "and5" (rect 3 37 26 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 16 16))
|
||||
)
|
||||
(port
|
||||
(pt 0 24)
|
||||
(input)
|
||||
(text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 24)(pt 16 24))
|
||||
)
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN3" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN3" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 16 32))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 62 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 43 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 16 12)(pt 31 12))
|
||||
(line (pt 16 37)(pt 31 37))
|
||||
(line (pt 16 12)(pt 16 37))
|
||||
(arc (pt 31 36)(pt 31 12)(rect 19 12 44 37))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 448 408 512 456)
|
||||
(text "AND3" (rect 1 0 25 10)(font "Arial" (font_size 6)))
|
||||
(text "and6" (rect 3 37 26 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 16 16))
|
||||
)
|
||||
(port
|
||||
(pt 0 24)
|
||||
(input)
|
||||
(text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 24)(pt 16 24))
|
||||
)
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN3" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN3" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 16 32))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 62 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 43 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 16 12)(pt 31 12))
|
||||
(line (pt 16 37)(pt 31 37))
|
||||
(line (pt 16 12)(pt 16 37))
|
||||
(arc (pt 31 36)(pt 31 12)(rect 19 12 44 37))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 448 456 512 504)
|
||||
(text "AND3" (rect 1 0 25 10)(font "Arial" (font_size 6)))
|
||||
(text "and7" (rect 3 37 26 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 16 16))
|
||||
)
|
||||
(port
|
||||
(pt 0 24)
|
||||
(input)
|
||||
(text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 24)(pt 16 24))
|
||||
)
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN3" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN3" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 16 32))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 62 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 43 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 16 12)(pt 31 12))
|
||||
(line (pt 16 37)(pt 31 37))
|
||||
(line (pt 16 12)(pt 16 37))
|
||||
(arc (pt 31 36)(pt 31 12)(rect 19 12 44 37))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 272 40 320 72)
|
||||
(text "NOT" (rect 1 0 21 10)(font "Arial" (font_size 6)))
|
||||
(text "not0" (rect 3 21 24 33)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 13 16))
|
||||
)
|
||||
(port
|
||||
(pt 48 16)
|
||||
(output)
|
||||
(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 32 7 46 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 39 16)(pt 48 16))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 13 25)(pt 13 7))
|
||||
(line (pt 13 7)(pt 31 16))
|
||||
(line (pt 13 25)(pt 31 16))
|
||||
(circle (rect 31 12 39 20))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 272 80 320 112)
|
||||
(text "NOT" (rect 1 0 21 10)(font "Arial" (font_size 6)))
|
||||
(text "not1" (rect 3 21 24 33)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 13 16))
|
||||
)
|
||||
(port
|
||||
(pt 48 16)
|
||||
(output)
|
||||
(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 32 7 46 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 39 16)(pt 48 16))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 13 25)(pt 13 7))
|
||||
(line (pt 13 7)(pt 31 16))
|
||||
(line (pt 13 25)(pt 31 16))
|
||||
(circle (rect 31 12 39 20))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 272 120 320 152)
|
||||
(text "NOT" (rect 1 0 21 10)(font "Arial" (font_size 6)))
|
||||
(text "not2" (rect 3 21 24 33)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 13 16))
|
||||
)
|
||||
(port
|
||||
(pt 48 16)
|
||||
(output)
|
||||
(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 32 7 46 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 39 16)(pt 48 16))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 13 25)(pt 13 7))
|
||||
(line (pt 13 7)(pt 31 16))
|
||||
(line (pt 13 25)(pt 31 16))
|
||||
(circle (rect 31 12 39 20))
|
||||
)
|
||||
)
|
||||
(connector
|
||||
(pt 256 40)
|
||||
(pt 256 56)
|
||||
)
|
||||
(connector
|
||||
(pt 256 80)
|
||||
(pt 256 96)
|
||||
)
|
||||
(connector
|
||||
(pt 256 120)
|
||||
(pt 256 136)
|
||||
)
|
||||
(connector
|
||||
(pt 400 136)
|
||||
(pt 448 136)
|
||||
)
|
||||
(connector
|
||||
(pt 368 144)
|
||||
(pt 448 144)
|
||||
)
|
||||
(connector
|
||||
(pt 336 152)
|
||||
(pt 448 152)
|
||||
)
|
||||
(connector
|
||||
(pt 416 184)
|
||||
(pt 448 184)
|
||||
)
|
||||
(connector
|
||||
(pt 368 192)
|
||||
(pt 448 192)
|
||||
)
|
||||
(connector
|
||||
(pt 336 200)
|
||||
(pt 448 200)
|
||||
)
|
||||
(connector
|
||||
(pt 400 232)
|
||||
(pt 448 232)
|
||||
)
|
||||
(connector
|
||||
(pt 384 240)
|
||||
(pt 448 240)
|
||||
)
|
||||
(connector
|
||||
(pt 336 248)
|
||||
(pt 448 248)
|
||||
)
|
||||
(connector
|
||||
(pt 416 280)
|
||||
(pt 448 280)
|
||||
)
|
||||
(connector
|
||||
(pt 384 288)
|
||||
(pt 448 288)
|
||||
)
|
||||
(connector
|
||||
(pt 336 296)
|
||||
(pt 448 296)
|
||||
)
|
||||
(connector
|
||||
(pt 400 328)
|
||||
(pt 448 328)
|
||||
)
|
||||
(connector
|
||||
(pt 368 336)
|
||||
(pt 448 336)
|
||||
)
|
||||
(connector
|
||||
(pt 352 344)
|
||||
(pt 448 344)
|
||||
)
|
||||
(connector
|
||||
(pt 416 376)
|
||||
(pt 448 376)
|
||||
)
|
||||
(connector
|
||||
(pt 368 384)
|
||||
(pt 448 384)
|
||||
)
|
||||
(connector
|
||||
(pt 352 392)
|
||||
(pt 448 392)
|
||||
)
|
||||
(connector
|
||||
(pt 400 424)
|
||||
(pt 448 424)
|
||||
)
|
||||
(connector
|
||||
(pt 384 432)
|
||||
(pt 448 432)
|
||||
)
|
||||
(connector
|
||||
(pt 352 440)
|
||||
(pt 448 440)
|
||||
)
|
||||
(connector
|
||||
(pt 416 472)
|
||||
(pt 448 472)
|
||||
)
|
||||
(connector
|
||||
(pt 384 480)
|
||||
(pt 448 480)
|
||||
)
|
||||
(connector
|
||||
(pt 352 488)
|
||||
(pt 448 488)
|
||||
)
|
||||
(connector
|
||||
(pt 256 56)
|
||||
(pt 272 56)
|
||||
)
|
||||
(connector
|
||||
(pt 256 96)
|
||||
(pt 272 96)
|
||||
)
|
||||
(connector
|
||||
(pt 256 136)
|
||||
(pt 272 136)
|
||||
)
|
||||
(connector
|
||||
(text "bs_out_low[3..0]" (rect 647 128 727 140)(font "Arial" ))
|
||||
(pt 632 144)
|
||||
(pt 712 144)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(text "bs_out_high[3..0]" (rect 644 320 728 332)(font "Arial" ))
|
||||
(pt 632 336)
|
||||
(pt 720 336)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(text "bs_out_low[0]" (rect 562 128 629 140)(font "Arial" ))
|
||||
(pt 512 144)
|
||||
(pt 632 144)
|
||||
)
|
||||
(connector
|
||||
(text "bs_out_low[1]" (rect 564 176 631 188)(font "Arial" ))
|
||||
(pt 512 192)
|
||||
(pt 632 192)
|
||||
)
|
||||
(connector
|
||||
(text "bs_out_low[2]" (rect 563 224 630 236)(font "Arial" ))
|
||||
(pt 512 240)
|
||||
(pt 632 240)
|
||||
)
|
||||
(connector
|
||||
(text "bs_out_low[3]" (rect 563 272 630 284)(font "Arial" ))
|
||||
(pt 512 288)
|
||||
(pt 632 288)
|
||||
)
|
||||
(connector
|
||||
(text "bs_out_high[0]" (rect 563 320 634 332)(font "Arial" ))
|
||||
(pt 512 336)
|
||||
(pt 632 336)
|
||||
)
|
||||
(connector
|
||||
(text "bs_out_high[1]" (rect 563 368 634 380)(font "Arial" ))
|
||||
(pt 512 384)
|
||||
(pt 632 384)
|
||||
)
|
||||
(connector
|
||||
(text "bs_out_high[2]" (rect 564 416 635 428)(font "Arial" ))
|
||||
(pt 512 432)
|
||||
(pt 632 432)
|
||||
)
|
||||
(connector
|
||||
(text "bs_out_high[3]" (rect 563 464 634 476)(font "Arial" ))
|
||||
(pt 512 480)
|
||||
(pt 632 480)
|
||||
)
|
||||
(connector
|
||||
(pt 320 56)
|
||||
(pt 400 56)
|
||||
)
|
||||
(connector
|
||||
(pt 320 96)
|
||||
(pt 368 96)
|
||||
)
|
||||
(connector
|
||||
(pt 320 136)
|
||||
(pt 336 136)
|
||||
)
|
||||
(connector
|
||||
(pt 400 56)
|
||||
(pt 400 136)
|
||||
)
|
||||
(connector
|
||||
(pt 400 136)
|
||||
(pt 400 232)
|
||||
)
|
||||
(connector
|
||||
(pt 400 232)
|
||||
(pt 400 328)
|
||||
)
|
||||
(connector
|
||||
(pt 400 328)
|
||||
(pt 400 424)
|
||||
)
|
||||
(connector
|
||||
(pt 368 96)
|
||||
(pt 368 144)
|
||||
)
|
||||
(connector
|
||||
(pt 368 144)
|
||||
(pt 368 192)
|
||||
)
|
||||
(connector
|
||||
(pt 368 192)
|
||||
(pt 368 336)
|
||||
)
|
||||
(connector
|
||||
(pt 368 336)
|
||||
(pt 368 384)
|
||||
)
|
||||
(connector
|
||||
(pt 336 136)
|
||||
(pt 336 152)
|
||||
)
|
||||
(connector
|
||||
(pt 336 152)
|
||||
(pt 336 200)
|
||||
)
|
||||
(connector
|
||||
(pt 336 200)
|
||||
(pt 336 248)
|
||||
)
|
||||
(connector
|
||||
(pt 336 248)
|
||||
(pt 336 296)
|
||||
)
|
||||
(connector
|
||||
(pt 352 120)
|
||||
(pt 352 344)
|
||||
)
|
||||
(connector
|
||||
(pt 352 344)
|
||||
(pt 352 392)
|
||||
)
|
||||
(connector
|
||||
(pt 352 392)
|
||||
(pt 352 440)
|
||||
)
|
||||
(connector
|
||||
(pt 352 440)
|
||||
(pt 352 488)
|
||||
)
|
||||
(connector
|
||||
(pt 416 40)
|
||||
(pt 416 184)
|
||||
)
|
||||
(connector
|
||||
(pt 416 184)
|
||||
(pt 416 280)
|
||||
)
|
||||
(connector
|
||||
(pt 416 280)
|
||||
(pt 416 376)
|
||||
)
|
||||
(connector
|
||||
(pt 416 376)
|
||||
(pt 416 472)
|
||||
)
|
||||
(connector
|
||||
(pt 384 80)
|
||||
(pt 384 240)
|
||||
)
|
||||
(connector
|
||||
(pt 384 240)
|
||||
(pt 384 288)
|
||||
)
|
||||
(connector
|
||||
(pt 384 288)
|
||||
(pt 384 432)
|
||||
)
|
||||
(connector
|
||||
(pt 384 432)
|
||||
(pt 384 480)
|
||||
)
|
||||
(connector
|
||||
(text "bsel[0]" (rect 222 24 255 36)(font "Arial" ))
|
||||
(pt 216 40)
|
||||
(pt 256 40)
|
||||
)
|
||||
(connector
|
||||
(pt 256 40)
|
||||
(pt 416 40)
|
||||
)
|
||||
(connector
|
||||
(pt 216 40)
|
||||
(pt 216 80)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 216 80)
|
||||
(pt 216 120)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(text "bsel[1]" (rect 221 64 254 76)(font "Arial" ))
|
||||
(pt 216 80)
|
||||
(pt 256 80)
|
||||
)
|
||||
(connector
|
||||
(pt 256 80)
|
||||
(pt 384 80)
|
||||
)
|
||||
(connector
|
||||
(text "bsel[2]" (rect 220 104 253 116)(font "Arial" ))
|
||||
(pt 216 120)
|
||||
(pt 256 120)
|
||||
)
|
||||
(connector
|
||||
(pt 256 120)
|
||||
(pt 352 120)
|
||||
)
|
||||
(connector
|
||||
(pt 632 144)
|
||||
(pt 632 192)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 632 192)
|
||||
(pt 632 240)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 632 240)
|
||||
(pt 632 288)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 632 336)
|
||||
(pt 632 384)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 632 384)
|
||||
(pt 632 432)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 632 432)
|
||||
(pt 632 480)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 200 40)
|
||||
(pt 216 40)
|
||||
(bus)
|
||||
)
|
||||
(junction (pt 400 136))
|
||||
(junction (pt 400 232))
|
||||
(junction (pt 400 328))
|
||||
(junction (pt 368 144))
|
||||
(junction (pt 368 192))
|
||||
(junction (pt 368 336))
|
||||
(junction (pt 336 152))
|
||||
(junction (pt 336 200))
|
||||
(junction (pt 336 248))
|
||||
(junction (pt 352 344))
|
||||
(junction (pt 352 392))
|
||||
(junction (pt 352 440))
|
||||
(junction (pt 416 184))
|
||||
(junction (pt 416 280))
|
||||
(junction (pt 416 376))
|
||||
(junction (pt 384 240))
|
||||
(junction (pt 384 288))
|
||||
(junction (pt 384 432))
|
||||
(junction (pt 256 40))
|
||||
(junction (pt 216 40))
|
||||
(junction (pt 256 80))
|
||||
(junction (pt 216 80))
|
||||
(junction (pt 256 120))
|
||||
(junction (pt 632 144))
|
||||
(junction (pt 632 192))
|
||||
(junction (pt 632 240))
|
||||
(junction (pt 632 336))
|
||||
(junction (pt 632 384))
|
||||
(junction (pt 632 432))
|
||||
(title_block
|
||||
(rect 24 536 281 588)
|
||||
(name "title-custom-small")
|
||||
(section (rect 0 0 256 17)(text "PROJECT" (rect 2 0 52 12)(font "Arial" ))(text "A-Z80" (rect 56 2 94 17)(font "Arial" (font_size 9)(bold)))(border))
|
||||
(section (rect 104 0 256 17)(text "MODULE" (rect 2 1 48 13)(font "Arial" ))(text "alu_bit_select" (rect 43 2 137 17)(font "Arial" (font_size 9)(bold)))(border))
|
||||
(section (rect 0 18 256 34)(text "DESIGNER" (rect 2 0 59 12)(font "Arial" ))(text "Goran Devic" (rect 56 2 135 17)(font "Arial" (font_size 9)))(border))
|
||||
(section (rect 0 35 256 51)(text "DATE" (rect 2 0 30 12)(font "Arial" ))(text "May 18, 2014" (rect 56 3 132 17)(font "Arial" (font_size 8)))(border))
|
||||
(section (rect 192 35 256 51)(text "REV" (rect 2 1 25 13)(font "Arial" ))(text "1.0" (rect 43 3 60 17)(font "Arial" (font_size 8)))(border))
|
||||
(drawing
|
||||
)
|
||||
)
|
||||
@@ -0,0 +1,51 @@
|
||||
/*
|
||||
WARNING: Do NOT edit the input and output ports in this file in a text
|
||||
editor if you plan to continue editing the block that represents it in
|
||||
the Block Editor! File corruption is VERY likely to occur.
|
||||
*/
|
||||
/*
|
||||
Copyright (C) 1991-2013 Altera Corporation
|
||||
Your use of Altera Corporation's design tools, logic functions
|
||||
and other software and tools, and its AMPP partner logic
|
||||
functions, and any output files from any of the foregoing
|
||||
(including device programming or simulation files), and any
|
||||
associated documentation or information are expressly subject
|
||||
to the terms and conditions of the Altera Program License
|
||||
Subscription Agreement, Altera MegaCore Function License
|
||||
Agreement, or other applicable license agreement, including,
|
||||
without limitation, that your use is for the sole purpose of
|
||||
programming logic devices manufactured by Altera and sold by
|
||||
Altera or its authorized distributors. Please refer to the
|
||||
applicable agreement for further details.
|
||||
*/
|
||||
(header "symbol" (version "1.2"))
|
||||
(symbol
|
||||
(rect 16 16 216 112)
|
||||
(text "alu_bit_select" (rect 5 0 82 14)(font "Arial" (font_size 8)))
|
||||
(text "inst" (rect 8 80 25 92)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "bsel[2..0]" (rect 0 0 51 14)(font "Arial" (font_size 8)))
|
||||
(text "bsel[2..0]" (rect 21 27 72 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 32)(pt 16 32)(line_width 3))
|
||||
)
|
||||
(port
|
||||
(pt 200 32)
|
||||
(output)
|
||||
(text "bs_out_low[3..0]" (rect 0 0 95 14)(font "Arial" (font_size 8)))
|
||||
(text "bs_out_low[3..0]" (rect 84 27 179 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 200 32)(pt 184 32)(line_width 3))
|
||||
)
|
||||
(port
|
||||
(pt 200 48)
|
||||
(output)
|
||||
(text "bs_out_high[3..0]" (rect 0 0 97 14)(font "Arial" (font_size 8)))
|
||||
(text "bs_out_high[3..0]" (rect 82 43 179 57)(font "Arial" (font_size 8)))
|
||||
(line (pt 200 48)(pt 184 48)(line_width 3))
|
||||
)
|
||||
(drawing
|
||||
(rectangle (rect 16 16 184 80))
|
||||
)
|
||||
(fill (color 217 255 255))
|
||||
)
|
||||
@@ -0,0 +1,64 @@
|
||||
// Copyright (C) 1991-2013 Altera Corporation
|
||||
// Your use of Altera Corporation's design tools, logic functions
|
||||
// and other software and tools, and its AMPP partner logic
|
||||
// functions, and any output files from any of the foregoing
|
||||
// (including device programming or simulation files), and any
|
||||
// associated documentation or information are expressly subject
|
||||
// to the terms and conditions of the Altera Program License
|
||||
// Subscription Agreement, Altera MegaCore Function License
|
||||
// Agreement, or other applicable license agreement, including,
|
||||
// without limitation, that your use is for the sole purpose of
|
||||
// programming logic devices manufactured by Altera and sold by
|
||||
// Altera or its authorized distributors. Please refer to the
|
||||
// applicable agreement for further details.
|
||||
|
||||
// PROGRAM "Quartus II 64-Bit"
|
||||
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"
|
||||
// CREATED "Mon Oct 13 12:21:31 2014"
|
||||
|
||||
module alu_bit_select(
|
||||
bsel,
|
||||
bs_out_high,
|
||||
bs_out_low
|
||||
);
|
||||
|
||||
|
||||
input wire [2:0] bsel;
|
||||
output wire [3:0] bs_out_high;
|
||||
output wire [3:0] bs_out_low;
|
||||
|
||||
wire [3:0] bs_out_high_ALTERA_SYNTHESIZED;
|
||||
wire [3:0] bs_out_low_ALTERA_SYNTHESIZED;
|
||||
wire SYNTHESIZED_WIRE_12;
|
||||
wire SYNTHESIZED_WIRE_13;
|
||||
wire SYNTHESIZED_WIRE_14;
|
||||
|
||||
|
||||
|
||||
|
||||
assign bs_out_low_ALTERA_SYNTHESIZED[0] = SYNTHESIZED_WIRE_12 & SYNTHESIZED_WIRE_13 & SYNTHESIZED_WIRE_14;
|
||||
|
||||
assign bs_out_low_ALTERA_SYNTHESIZED[1] = bsel[0] & SYNTHESIZED_WIRE_13 & SYNTHESIZED_WIRE_14;
|
||||
|
||||
assign bs_out_low_ALTERA_SYNTHESIZED[2] = SYNTHESIZED_WIRE_12 & bsel[1] & SYNTHESIZED_WIRE_14;
|
||||
|
||||
assign bs_out_low_ALTERA_SYNTHESIZED[3] = bsel[0] & bsel[1] & SYNTHESIZED_WIRE_14;
|
||||
|
||||
assign bs_out_high_ALTERA_SYNTHESIZED[0] = SYNTHESIZED_WIRE_12 & SYNTHESIZED_WIRE_13 & bsel[2];
|
||||
|
||||
assign bs_out_high_ALTERA_SYNTHESIZED[1] = bsel[0] & SYNTHESIZED_WIRE_13 & bsel[2];
|
||||
|
||||
assign bs_out_high_ALTERA_SYNTHESIZED[2] = SYNTHESIZED_WIRE_12 & bsel[1] & bsel[2];
|
||||
|
||||
assign bs_out_high_ALTERA_SYNTHESIZED[3] = bsel[0] & bsel[1] & bsel[2];
|
||||
|
||||
assign SYNTHESIZED_WIRE_12 = ~bsel[0];
|
||||
|
||||
assign SYNTHESIZED_WIRE_13 = ~bsel[1];
|
||||
|
||||
assign SYNTHESIZED_WIRE_14 = ~bsel[2];
|
||||
|
||||
assign bs_out_high = bs_out_high_ALTERA_SYNTHESIZED;
|
||||
assign bs_out_low = bs_out_low_ALTERA_SYNTHESIZED;
|
||||
|
||||
endmodule
|
||||
File diff suppressed because it is too large
Load Diff
@@ -0,0 +1,288 @@
|
||||
/*
|
||||
WARNING: Do NOT edit the input and output ports in this file in a text
|
||||
editor if you plan to continue editing the block that represents it in
|
||||
the Block Editor! File corruption is VERY likely to occur.
|
||||
*/
|
||||
/*
|
||||
Copyright (C) 1991-2013 Altera Corporation
|
||||
Your use of Altera Corporation's design tools, logic functions
|
||||
and other software and tools, and its AMPP partner logic
|
||||
functions, and any output files from any of the foregoing
|
||||
(including device programming or simulation files), and any
|
||||
associated documentation or information are expressly subject
|
||||
to the terms and conditions of the Altera Program License
|
||||
Subscription Agreement, Altera MegaCore Function License
|
||||
Agreement, or other applicable license agreement, including,
|
||||
without limitation, that your use is for the sole purpose of
|
||||
programming logic devices manufactured by Altera and sold by
|
||||
Altera or its authorized distributors. Please refer to the
|
||||
applicable agreement for further details.
|
||||
*/
|
||||
(header "symbol" (version "1.2"))
|
||||
(symbol
|
||||
(rect 16 16 248 496)
|
||||
(text "alu_control" (rect 5 0 67 14)(font "Arial" (font_size 8)))
|
||||
(text "inst" (rect 8 464 25 476)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "alu_shift_db7" (rect 0 0 76 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_shift_db7" (rect 21 27 97 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 32)(pt 16 32))
|
||||
)
|
||||
(port
|
||||
(pt 0 48)
|
||||
(input)
|
||||
(text "alu_shift_db0" (rect 0 0 76 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_shift_db0" (rect 21 43 97 57)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 48)(pt 16 48))
|
||||
)
|
||||
(port
|
||||
(pt 0 64)
|
||||
(input)
|
||||
(text "ctl_shift_en" (rect 0 0 66 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_shift_en" (rect 21 59 87 73)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 64)(pt 16 64))
|
||||
)
|
||||
(port
|
||||
(pt 0 80)
|
||||
(input)
|
||||
(text "op543[2..0]" (rect 0 0 63 14)(font "Arial" (font_size 8)))
|
||||
(text "op543[2..0]" (rect 21 75 84 89)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 80)(pt 16 80)(line_width 3))
|
||||
)
|
||||
(port
|
||||
(pt 0 96)
|
||||
(input)
|
||||
(text "flags_cf_latch" (rect 0 0 81 14)(font "Arial" (font_size 8)))
|
||||
(text "flags_cf_latch" (rect 21 91 102 105)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 96)(pt 16 96))
|
||||
)
|
||||
(port
|
||||
(pt 0 112)
|
||||
(input)
|
||||
(text "ctl_cond_short" (rect 0 0 84 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_cond_short" (rect 21 107 105 121)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 112)(pt 16 112))
|
||||
)
|
||||
(port
|
||||
(pt 0 128)
|
||||
(input)
|
||||
(text "flags_zf" (rect 0 0 47 14)(font "Arial" (font_size 8)))
|
||||
(text "flags_zf" (rect 21 123 68 137)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 128)(pt 16 128))
|
||||
)
|
||||
(port
|
||||
(pt 0 144)
|
||||
(input)
|
||||
(text "flags_cf" (rect 0 0 47 14)(font "Arial" (font_size 8)))
|
||||
(text "flags_cf" (rect 21 139 68 153)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 144)(pt 16 144))
|
||||
)
|
||||
(port
|
||||
(pt 0 160)
|
||||
(input)
|
||||
(text "flags_pf" (rect 0 0 47 14)(font "Arial" (font_size 8)))
|
||||
(text "flags_pf" (rect 21 155 68 169)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 160)(pt 16 160))
|
||||
)
|
||||
(port
|
||||
(pt 0 176)
|
||||
(input)
|
||||
(text "flags_sf" (rect 0 0 47 14)(font "Arial" (font_size 8)))
|
||||
(text "flags_sf" (rect 21 171 68 185)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 176)(pt 16 176))
|
||||
)
|
||||
(port
|
||||
(pt 0 192)
|
||||
(input)
|
||||
(text "ctl_eval_cond" (rect 0 0 79 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_eval_cond" (rect 21 187 100 201)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 192)(pt 16 192))
|
||||
)
|
||||
(port
|
||||
(pt 0 208)
|
||||
(input)
|
||||
(text "ctl_daa_oe" (rect 0 0 62 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_daa_oe" (rect 21 203 83 217)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 208)(pt 16 208))
|
||||
)
|
||||
(port
|
||||
(pt 0 224)
|
||||
(input)
|
||||
(text "ctl_66_oe" (rect 0 0 55 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_66_oe" (rect 21 219 76 233)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 224)(pt 16 224))
|
||||
)
|
||||
(port
|
||||
(pt 0 240)
|
||||
(input)
|
||||
(text "alu_low_gt_9" (rect 0 0 76 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_low_gt_9" (rect 21 235 97 249)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 240)(pt 16 240))
|
||||
)
|
||||
(port
|
||||
(pt 0 256)
|
||||
(input)
|
||||
(text "flags_hf2" (rect 0 0 54 14)(font "Arial" (font_size 8)))
|
||||
(text "flags_hf2" (rect 21 251 75 265)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 256)(pt 16 256))
|
||||
)
|
||||
(port
|
||||
(pt 0 272)
|
||||
(input)
|
||||
(text "alu_high_eq_9" (rect 0 0 82 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_high_eq_9" (rect 21 267 103 281)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 272)(pt 16 272))
|
||||
)
|
||||
(port
|
||||
(pt 0 288)
|
||||
(input)
|
||||
(text "alu_high_gt_9" (rect 0 0 79 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_high_gt_9" (rect 21 283 100 297)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 288)(pt 16 288))
|
||||
)
|
||||
(port
|
||||
(pt 0 304)
|
||||
(input)
|
||||
(text "alu_parity_out" (rect 0 0 80 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_parity_out" (rect 21 299 101 313)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 304)(pt 16 304))
|
||||
)
|
||||
(port
|
||||
(pt 0 320)
|
||||
(input)
|
||||
(text "clk" (rect 0 0 15 14)(font "Arial" (font_size 8)))
|
||||
(text "clk" (rect 21 315 36 329)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 320)(pt 16 320))
|
||||
)
|
||||
(port
|
||||
(pt 0 336)
|
||||
(input)
|
||||
(text "ctl_alu_op_low" (rect 0 0 86 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_alu_op_low" (rect 21 331 107 345)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 336)(pt 16 336))
|
||||
)
|
||||
(port
|
||||
(pt 0 352)
|
||||
(input)
|
||||
(text "ctl_pf_sel[1..0]" (rect 0 0 83 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_pf_sel[1..0]" (rect 21 347 104 361)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 352)(pt 16 352)(line_width 3))
|
||||
)
|
||||
(port
|
||||
(pt 0 368)
|
||||
(input)
|
||||
(text "alu_vf_out" (rect 0 0 60 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_vf_out" (rect 21 363 81 377)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 368)(pt 16 368))
|
||||
)
|
||||
(port
|
||||
(pt 0 384)
|
||||
(input)
|
||||
(text "iff2" (rect 0 0 18 14)(font "Arial" (font_size 8)))
|
||||
(text "iff2" (rect 21 379 39 393)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 384)(pt 16 384))
|
||||
)
|
||||
(port
|
||||
(pt 0 400)
|
||||
(input)
|
||||
(text "repeat_en" (rect 0 0 57 14)(font "Arial" (font_size 8)))
|
||||
(text "repeat_en" (rect 21 395 78 409)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 400)(pt 16 400))
|
||||
)
|
||||
(port
|
||||
(pt 0 416)
|
||||
(input)
|
||||
(text "ctl_alu_core_hf" (rect 0 0 88 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_alu_core_hf" (rect 21 411 109 425)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 416)(pt 16 416))
|
||||
)
|
||||
(port
|
||||
(pt 0 432)
|
||||
(input)
|
||||
(text "flags_hf" (rect 0 0 47 14)(font "Arial" (font_size 8)))
|
||||
(text "flags_hf" (rect 21 427 68 441)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 432)(pt 16 432))
|
||||
)
|
||||
(port
|
||||
(pt 232 32)
|
||||
(output)
|
||||
(text "shift_cf_out" (rect 0 0 68 14)(font "Arial" (font_size 8)))
|
||||
(text "shift_cf_out" (rect 143 27 211 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 232 32)(pt 216 32))
|
||||
)
|
||||
(port
|
||||
(pt 232 48)
|
||||
(output)
|
||||
(text "alu_shift_left" (rect 0 0 73 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_shift_left" (rect 138 43 211 57)(font "Arial" (font_size 8)))
|
||||
(line (pt 232 48)(pt 216 48))
|
||||
)
|
||||
(port
|
||||
(pt 232 64)
|
||||
(output)
|
||||
(text "alu_shift_right" (rect 0 0 80 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_shift_right" (rect 131 59 211 73)(font "Arial" (font_size 8)))
|
||||
(line (pt 232 64)(pt 216 64))
|
||||
)
|
||||
(port
|
||||
(pt 232 80)
|
||||
(output)
|
||||
(text "alu_shift_in" (rect 0 0 64 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_shift_in" (rect 147 75 211 89)(font "Arial" (font_size 8)))
|
||||
(line (pt 232 80)(pt 216 80))
|
||||
)
|
||||
(port
|
||||
(pt 232 96)
|
||||
(output)
|
||||
(text "flags_cond_true" (rect 0 0 93 14)(font "Arial" (font_size 8)))
|
||||
(text "flags_cond_true" (rect 118 91 211 105)(font "Arial" (font_size 8)))
|
||||
(line (pt 232 96)(pt 216 96))
|
||||
)
|
||||
(port
|
||||
(pt 232 112)
|
||||
(output)
|
||||
(text "db[7..0]" (rect 0 0 42 14)(font "Arial" (font_size 8)))
|
||||
(text "db[7..0]" (rect 169 107 211 121)(font "Arial" (font_size 8)))
|
||||
(line (pt 232 112)(pt 216 112)(line_width 3))
|
||||
)
|
||||
(port
|
||||
(pt 232 128)
|
||||
(output)
|
||||
(text "daa_cf_out" (rect 0 0 64 14)(font "Arial" (font_size 8)))
|
||||
(text "daa_cf_out" (rect 147 123 211 137)(font "Arial" (font_size 8)))
|
||||
(line (pt 232 128)(pt 216 128))
|
||||
)
|
||||
(port
|
||||
(pt 232 144)
|
||||
(output)
|
||||
(text "alu_parity_in" (rect 0 0 71 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_parity_in" (rect 140 139 211 153)(font "Arial" (font_size 8)))
|
||||
(line (pt 232 144)(pt 216 144))
|
||||
)
|
||||
(port
|
||||
(pt 232 160)
|
||||
(output)
|
||||
(text "alu_op_low" (rect 0 0 66 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_op_low" (rect 145 155 211 169)(font "Arial" (font_size 8)))
|
||||
(line (pt 232 160)(pt 216 160))
|
||||
)
|
||||
(port
|
||||
(pt 232 176)
|
||||
(output)
|
||||
(text "pf_sel" (rect 0 0 35 14)(font "Arial" (font_size 8)))
|
||||
(text "pf_sel" (rect 176 171 211 185)(font "Arial" (font_size 8)))
|
||||
(line (pt 232 176)(pt 216 176))
|
||||
)
|
||||
(port
|
||||
(pt 232 192)
|
||||
(output)
|
||||
(text "alu_core_cf_in" (rect 0 0 84 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_core_cf_in" (rect 127 187 211 201)(font "Arial" (font_size 8)))
|
||||
(line (pt 232 192)(pt 216 192))
|
||||
)
|
||||
(drawing
|
||||
(rectangle (rect 16 16 216 464))
|
||||
)
|
||||
)
|
||||
@@ -0,0 +1,250 @@
|
||||
// Copyright (C) 1991-2013 Altera Corporation
|
||||
// Your use of Altera Corporation's design tools, logic functions
|
||||
// and other software and tools, and its AMPP partner logic
|
||||
// functions, and any output files from any of the foregoing
|
||||
// (including device programming or simulation files), and any
|
||||
// associated documentation or information are expressly subject
|
||||
// to the terms and conditions of the Altera Program License
|
||||
// Subscription Agreement, Altera MegaCore Function License
|
||||
// Agreement, or other applicable license agreement, including,
|
||||
// without limitation, that your use is for the sole purpose of
|
||||
// programming logic devices manufactured by Altera and sold by
|
||||
// Altera or its authorized distributors. Please refer to the
|
||||
// applicable agreement for further details.
|
||||
|
||||
// PROGRAM "Quartus II 64-Bit"
|
||||
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"
|
||||
// CREATED "Tue Oct 21 20:41:52 2014"
|
||||
|
||||
module alu_control(
|
||||
alu_shift_db0,
|
||||
alu_shift_db7,
|
||||
ctl_shift_en,
|
||||
alu_low_gt_9,
|
||||
alu_high_gt_9,
|
||||
alu_high_eq_9,
|
||||
ctl_daa_oe,
|
||||
ctl_alu_op_low,
|
||||
alu_parity_out,
|
||||
flags_cf,
|
||||
flags_zf,
|
||||
flags_pf,
|
||||
flags_sf,
|
||||
ctl_cond_short,
|
||||
alu_vf_out,
|
||||
iff2,
|
||||
ctl_alu_core_hf,
|
||||
ctl_eval_cond,
|
||||
repeat_en,
|
||||
flags_cf_latch,
|
||||
flags_hf2,
|
||||
flags_hf,
|
||||
ctl_66_oe,
|
||||
clk,
|
||||
ctl_pf_sel,
|
||||
op543,
|
||||
alu_shift_in,
|
||||
alu_shift_right,
|
||||
alu_shift_left,
|
||||
shift_cf_out,
|
||||
alu_parity_in,
|
||||
flags_cond_true,
|
||||
daa_cf_out,
|
||||
pf_sel,
|
||||
alu_op_low,
|
||||
alu_core_cf_in,
|
||||
db
|
||||
);
|
||||
|
||||
|
||||
input wire alu_shift_db0;
|
||||
input wire alu_shift_db7;
|
||||
input wire ctl_shift_en;
|
||||
input wire alu_low_gt_9;
|
||||
input wire alu_high_gt_9;
|
||||
input wire alu_high_eq_9;
|
||||
input wire ctl_daa_oe;
|
||||
input wire ctl_alu_op_low;
|
||||
input wire alu_parity_out;
|
||||
input wire flags_cf;
|
||||
input wire flags_zf;
|
||||
input wire flags_pf;
|
||||
input wire flags_sf;
|
||||
input wire ctl_cond_short;
|
||||
input wire alu_vf_out;
|
||||
input wire iff2;
|
||||
input wire ctl_alu_core_hf;
|
||||
input wire ctl_eval_cond;
|
||||
input wire repeat_en;
|
||||
input wire flags_cf_latch;
|
||||
input wire flags_hf2;
|
||||
input wire flags_hf;
|
||||
input wire ctl_66_oe;
|
||||
input wire clk;
|
||||
input wire [1:0] ctl_pf_sel;
|
||||
input wire [2:0] op543;
|
||||
output wire alu_shift_in;
|
||||
output wire alu_shift_right;
|
||||
output wire alu_shift_left;
|
||||
output wire shift_cf_out;
|
||||
output wire alu_parity_in;
|
||||
output reg flags_cond_true;
|
||||
output wire daa_cf_out;
|
||||
output wire pf_sel;
|
||||
output wire alu_op_low;
|
||||
output wire alu_core_cf_in;
|
||||
output wire [7:0] db;
|
||||
|
||||
wire condition;
|
||||
wire [7:0] out;
|
||||
wire [1:0] sel;
|
||||
wire SYNTHESIZED_WIRE_0;
|
||||
wire SYNTHESIZED_WIRE_1;
|
||||
wire SYNTHESIZED_WIRE_2;
|
||||
reg DFFE_latch_pf_tmp;
|
||||
wire SYNTHESIZED_WIRE_20;
|
||||
wire SYNTHESIZED_WIRE_21;
|
||||
wire SYNTHESIZED_WIRE_7;
|
||||
wire SYNTHESIZED_WIRE_8;
|
||||
wire SYNTHESIZED_WIRE_9;
|
||||
wire SYNTHESIZED_WIRE_10;
|
||||
wire SYNTHESIZED_WIRE_11;
|
||||
wire SYNTHESIZED_WIRE_12;
|
||||
wire SYNTHESIZED_WIRE_13;
|
||||
wire SYNTHESIZED_WIRE_14;
|
||||
wire SYNTHESIZED_WIRE_15;
|
||||
wire SYNTHESIZED_WIRE_16;
|
||||
wire SYNTHESIZED_WIRE_22;
|
||||
wire SYNTHESIZED_WIRE_18;
|
||||
|
||||
assign alu_op_low = ctl_alu_op_low;
|
||||
assign daa_cf_out = SYNTHESIZED_WIRE_21;
|
||||
assign SYNTHESIZED_WIRE_22 = 0;
|
||||
assign SYNTHESIZED_WIRE_18 = 1;
|
||||
|
||||
|
||||
|
||||
assign condition = SYNTHESIZED_WIRE_0 ^ SYNTHESIZED_WIRE_1;
|
||||
|
||||
|
||||
|
||||
assign db[7] = SYNTHESIZED_WIRE_2 ? out[7] : 1'bz;
|
||||
assign db[6] = SYNTHESIZED_WIRE_2 ? out[6] : 1'bz;
|
||||
assign db[5] = SYNTHESIZED_WIRE_2 ? out[5] : 1'bz;
|
||||
assign db[4] = SYNTHESIZED_WIRE_2 ? out[4] : 1'bz;
|
||||
assign db[3] = SYNTHESIZED_WIRE_2 ? out[3] : 1'bz;
|
||||
assign db[2] = SYNTHESIZED_WIRE_2 ? out[2] : 1'bz;
|
||||
assign db[1] = SYNTHESIZED_WIRE_2 ? out[1] : 1'bz;
|
||||
assign db[0] = SYNTHESIZED_WIRE_2 ? out[0] : 1'bz;
|
||||
|
||||
assign alu_shift_right = ctl_shift_en & op543[0];
|
||||
|
||||
assign alu_parity_in = ctl_alu_op_low | DFFE_latch_pf_tmp;
|
||||
|
||||
assign SYNTHESIZED_WIRE_2 = ctl_66_oe | ctl_daa_oe;
|
||||
|
||||
assign sel[0] = op543[1];
|
||||
|
||||
|
||||
assign out[1] = SYNTHESIZED_WIRE_20;
|
||||
|
||||
|
||||
assign out[2] = SYNTHESIZED_WIRE_20;
|
||||
|
||||
|
||||
assign out[5] = SYNTHESIZED_WIRE_21;
|
||||
|
||||
|
||||
assign out[6] = SYNTHESIZED_WIRE_21;
|
||||
|
||||
|
||||
assign alu_shift_left = ctl_shift_en & SYNTHESIZED_WIRE_7;
|
||||
|
||||
assign SYNTHESIZED_WIRE_21 = ctl_66_oe | alu_high_gt_9 | flags_cf_latch | SYNTHESIZED_WIRE_8;
|
||||
|
||||
assign SYNTHESIZED_WIRE_9 = flags_hf2 | alu_low_gt_9;
|
||||
|
||||
assign SYNTHESIZED_WIRE_8 = alu_low_gt_9 & alu_high_eq_9;
|
||||
|
||||
assign SYNTHESIZED_WIRE_20 = SYNTHESIZED_WIRE_9 | ctl_66_oe;
|
||||
|
||||
assign SYNTHESIZED_WIRE_0 = ~op543[0];
|
||||
|
||||
assign sel[1] = op543[2] & SYNTHESIZED_WIRE_10;
|
||||
|
||||
assign SYNTHESIZED_WIRE_12 = alu_shift_db0 & op543[0];
|
||||
|
||||
assign SYNTHESIZED_WIRE_13 = alu_shift_db7 & SYNTHESIZED_WIRE_11;
|
||||
|
||||
assign shift_cf_out = SYNTHESIZED_WIRE_12 | SYNTHESIZED_WIRE_13;
|
||||
|
||||
assign SYNTHESIZED_WIRE_16 = ctl_alu_core_hf & flags_hf;
|
||||
|
||||
assign SYNTHESIZED_WIRE_15 = SYNTHESIZED_WIRE_14 & flags_cf;
|
||||
|
||||
assign alu_core_cf_in = SYNTHESIZED_WIRE_15 | SYNTHESIZED_WIRE_16;
|
||||
|
||||
assign SYNTHESIZED_WIRE_14 = ~ctl_alu_core_hf;
|
||||
|
||||
|
||||
always@(posedge clk)
|
||||
begin
|
||||
if (ctl_eval_cond)
|
||||
begin
|
||||
flags_cond_true <= condition;
|
||||
end
|
||||
end
|
||||
|
||||
|
||||
alu_mux_4 b2v_inst_cond_mux(
|
||||
.in0(flags_zf),
|
||||
.in1(flags_cf),
|
||||
.in2(flags_pf),
|
||||
.in3(flags_sf),
|
||||
.sel(sel),
|
||||
.out(SYNTHESIZED_WIRE_1));
|
||||
|
||||
|
||||
alu_mux_4 b2v_inst_pf_sel(
|
||||
.in0(alu_parity_out),
|
||||
.in1(alu_vf_out),
|
||||
.in2(iff2),
|
||||
.in3(repeat_en),
|
||||
.sel(ctl_pf_sel),
|
||||
.out(pf_sel));
|
||||
|
||||
|
||||
alu_mux_8 b2v_inst_shift_mux(
|
||||
.in0(alu_shift_db7),
|
||||
.in1(alu_shift_db0),
|
||||
.in2(flags_cf_latch),
|
||||
.in3(flags_cf_latch),
|
||||
.in4(SYNTHESIZED_WIRE_22),
|
||||
.in5(alu_shift_db7),
|
||||
.in6(SYNTHESIZED_WIRE_18),
|
||||
.in7(SYNTHESIZED_WIRE_22),
|
||||
.sel(op543),
|
||||
.out(alu_shift_in));
|
||||
|
||||
|
||||
always@(posedge clk)
|
||||
begin
|
||||
if (ctl_alu_op_low)
|
||||
begin
|
||||
DFFE_latch_pf_tmp <= alu_parity_out;
|
||||
end
|
||||
end
|
||||
|
||||
assign SYNTHESIZED_WIRE_7 = ~op543[0];
|
||||
|
||||
assign SYNTHESIZED_WIRE_11 = ~op543[0];
|
||||
|
||||
assign SYNTHESIZED_WIRE_10 = ~ctl_cond_short;
|
||||
|
||||
|
||||
assign out[3] = 0;
|
||||
assign out[7] = 0;
|
||||
assign out[0] = 0;
|
||||
assign out[4] = 0;
|
||||
|
||||
endmodule
|
||||
@@ -0,0 +1,870 @@
|
||||
/*
|
||||
WARNING: Do NOT edit the input and output ports in this file in a text
|
||||
editor if you plan to continue editing the block that represents it in
|
||||
the Block Editor! File corruption is VERY likely to occur.
|
||||
*/
|
||||
/*
|
||||
Copyright (C) 1991-2013 Altera Corporation
|
||||
Your use of Altera Corporation's design tools, logic functions
|
||||
and other software and tools, and its AMPP partner logic
|
||||
functions, and any output files from any of the foregoing
|
||||
(including device programming or simulation files), and any
|
||||
associated documentation or information are expressly subject
|
||||
to the terms and conditions of the Altera Program License
|
||||
Subscription Agreement, Altera MegaCore Function License
|
||||
Agreement, or other applicable license agreement, including,
|
||||
without limitation, that your use is for the sole purpose of
|
||||
programming logic devices manufactured by Altera and sold by
|
||||
Altera or its authorized distributors. Please refer to the
|
||||
applicable agreement for further details.
|
||||
*/
|
||||
(header "graphic" (version "1.4"))
|
||||
(pin
|
||||
(input)
|
||||
(rect 40 168 216 184)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "cy_in" (rect 9 0 36 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 40 32 216 48)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "op1[3..0]" (rect 9 0 52 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 40 56 216 72)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "op2[3..0]" (rect 9 0 52 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 40 328 216 344)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "S" (rect 9 0 16 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 40 344 216 360)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "V" (rect 9 0 17 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 40 360 216 376)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "R" (rect 9 0 17 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 1128 184 1304 200)
|
||||
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||
(text "cy_out" (rect 90 0 124 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 52 4)(pt 78 4))
|
||||
(line (pt 52 12)(pt 78 12))
|
||||
(line (pt 52 12)(pt 52 4))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 82 8)(pt 78 12))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
)
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 1128 96 1304 112)
|
||||
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||
(text "result[3..0]" (rect 90 0 143 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 52 4)(pt 78 4))
|
||||
(line (pt 52 12)(pt 78 12))
|
||||
(line (pt 52 12)(pt 52 4))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 82 8)(pt 78 12))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
)
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 1128 304 1304 320)
|
||||
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||
(text "vf_out" (rect 90 0 123 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 52 4)(pt 78 4))
|
||||
(line (pt 52 12)(pt 78 12))
|
||||
(line (pt 52 12)(pt 52 4))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 82 8)(pt 78 12))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 888 144 1008 304)
|
||||
(text "alu_slice" (rect 5 0 54 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_slice_bit_3" (rect 8 144 79 156)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "cy_in" (rect 0 0 30 14)(font "Arial" (font_size 8)))
|
||||
(text "cy_in" (rect 21 27 51 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 32)(pt 16 32))
|
||||
)
|
||||
(port
|
||||
(pt 0 48)
|
||||
(input)
|
||||
(text "op1" (rect 0 0 21 14)(font "Arial" (font_size 8)))
|
||||
(text "op1" (rect 21 43 42 57)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 48)(pt 16 48))
|
||||
)
|
||||
(port
|
||||
(pt 0 64)
|
||||
(input)
|
||||
(text "op2" (rect 0 0 21 14)(font "Arial" (font_size 8)))
|
||||
(text "op2" (rect 21 59 42 73)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 64)(pt 16 64))
|
||||
)
|
||||
(port
|
||||
(pt 0 80)
|
||||
(input)
|
||||
(text "S" (rect 0 0 8 14)(font "Arial" (font_size 8)))
|
||||
(text "S" (rect 21 75 29 89)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 80)(pt 16 80))
|
||||
)
|
||||
(port
|
||||
(pt 0 96)
|
||||
(input)
|
||||
(text "V" (rect 0 0 9 14)(font "Arial" (font_size 8)))
|
||||
(text "V" (rect 21 91 30 105)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 96)(pt 16 96))
|
||||
)
|
||||
(port
|
||||
(pt 0 112)
|
||||
(input)
|
||||
(text "R" (rect 0 0 8 14)(font "Arial" (font_size 8)))
|
||||
(text "R" (rect 21 107 29 121)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 112)(pt 16 112))
|
||||
)
|
||||
(port
|
||||
(pt 120 32)
|
||||
(output)
|
||||
(text "result" (rect 0 0 31 14)(font "Arial" (font_size 8)))
|
||||
(text "result" (rect 68 27 99 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 120 32)(pt 104 32))
|
||||
)
|
||||
(port
|
||||
(pt 120 48)
|
||||
(output)
|
||||
(text "cy_out" (rect 0 0 38 14)(font "Arial" (font_size 8)))
|
||||
(text "cy_out" (rect 61 43 99 57)(font "Arial" (font_size 8)))
|
||||
(line (pt 120 48)(pt 104 48))
|
||||
)
|
||||
(drawing
|
||||
(rectangle (rect 16 16 104 144))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 688 144 808 304)
|
||||
(text "alu_slice" (rect 5 0 54 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_slice_bit_2" (rect 8 144 79 156)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "cy_in" (rect 0 0 30 14)(font "Arial" (font_size 8)))
|
||||
(text "cy_in" (rect 21 27 51 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 32)(pt 16 32))
|
||||
)
|
||||
(port
|
||||
(pt 0 48)
|
||||
(input)
|
||||
(text "op1" (rect 0 0 21 14)(font "Arial" (font_size 8)))
|
||||
(text "op1" (rect 21 43 42 57)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 48)(pt 16 48))
|
||||
)
|
||||
(port
|
||||
(pt 0 64)
|
||||
(input)
|
||||
(text "op2" (rect 0 0 21 14)(font "Arial" (font_size 8)))
|
||||
(text "op2" (rect 21 59 42 73)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 64)(pt 16 64))
|
||||
)
|
||||
(port
|
||||
(pt 0 80)
|
||||
(input)
|
||||
(text "S" (rect 0 0 8 14)(font "Arial" (font_size 8)))
|
||||
(text "S" (rect 21 75 29 89)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 80)(pt 16 80))
|
||||
)
|
||||
(port
|
||||
(pt 0 96)
|
||||
(input)
|
||||
(text "V" (rect 0 0 9 14)(font "Arial" (font_size 8)))
|
||||
(text "V" (rect 21 91 30 105)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 96)(pt 16 96))
|
||||
)
|
||||
(port
|
||||
(pt 0 112)
|
||||
(input)
|
||||
(text "R" (rect 0 0 8 14)(font "Arial" (font_size 8)))
|
||||
(text "R" (rect 21 107 29 121)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 112)(pt 16 112))
|
||||
)
|
||||
(port
|
||||
(pt 120 32)
|
||||
(output)
|
||||
(text "result" (rect 0 0 31 14)(font "Arial" (font_size 8)))
|
||||
(text "result" (rect 68 27 99 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 120 32)(pt 104 32))
|
||||
)
|
||||
(port
|
||||
(pt 120 48)
|
||||
(output)
|
||||
(text "cy_out" (rect 0 0 38 14)(font "Arial" (font_size 8)))
|
||||
(text "cy_out" (rect 61 43 99 57)(font "Arial" (font_size 8)))
|
||||
(line (pt 120 48)(pt 104 48))
|
||||
)
|
||||
(drawing
|
||||
(rectangle (rect 16 16 104 144))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 480 144 600 304)
|
||||
(text "alu_slice" (rect 5 0 54 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_slice_bit_1" (rect 8 144 79 156)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "cy_in" (rect 0 0 30 14)(font "Arial" (font_size 8)))
|
||||
(text "cy_in" (rect 21 27 51 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 32)(pt 16 32))
|
||||
)
|
||||
(port
|
||||
(pt 0 48)
|
||||
(input)
|
||||
(text "op1" (rect 0 0 21 14)(font "Arial" (font_size 8)))
|
||||
(text "op1" (rect 21 43 42 57)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 48)(pt 16 48))
|
||||
)
|
||||
(port
|
||||
(pt 0 64)
|
||||
(input)
|
||||
(text "op2" (rect 0 0 21 14)(font "Arial" (font_size 8)))
|
||||
(text "op2" (rect 21 59 42 73)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 64)(pt 16 64))
|
||||
)
|
||||
(port
|
||||
(pt 0 80)
|
||||
(input)
|
||||
(text "S" (rect 0 0 8 14)(font "Arial" (font_size 8)))
|
||||
(text "S" (rect 21 75 29 89)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 80)(pt 16 80))
|
||||
)
|
||||
(port
|
||||
(pt 0 96)
|
||||
(input)
|
||||
(text "V" (rect 0 0 9 14)(font "Arial" (font_size 8)))
|
||||
(text "V" (rect 21 91 30 105)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 96)(pt 16 96))
|
||||
)
|
||||
(port
|
||||
(pt 0 112)
|
||||
(input)
|
||||
(text "R" (rect 0 0 8 14)(font "Arial" (font_size 8)))
|
||||
(text "R" (rect 21 107 29 121)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 112)(pt 16 112))
|
||||
)
|
||||
(port
|
||||
(pt 120 32)
|
||||
(output)
|
||||
(text "result" (rect 0 0 31 14)(font "Arial" (font_size 8)))
|
||||
(text "result" (rect 68 27 99 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 120 32)(pt 104 32))
|
||||
)
|
||||
(port
|
||||
(pt 120 48)
|
||||
(output)
|
||||
(text "cy_out" (rect 0 0 38 14)(font "Arial" (font_size 8)))
|
||||
(text "cy_out" (rect 61 43 99 57)(font "Arial" (font_size 8)))
|
||||
(line (pt 120 48)(pt 104 48))
|
||||
)
|
||||
(drawing
|
||||
(rectangle (rect 16 16 104 144))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 280 144 400 304)
|
||||
(text "alu_slice" (rect 5 0 54 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_slice_bit_0" (rect 8 144 79 156)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "cy_in" (rect 0 0 30 14)(font "Arial" (font_size 8)))
|
||||
(text "cy_in" (rect 21 27 51 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 32)(pt 16 32))
|
||||
)
|
||||
(port
|
||||
(pt 0 48)
|
||||
(input)
|
||||
(text "op1" (rect 0 0 21 14)(font "Arial" (font_size 8)))
|
||||
(text "op1" (rect 21 43 42 57)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 48)(pt 16 48))
|
||||
)
|
||||
(port
|
||||
(pt 0 64)
|
||||
(input)
|
||||
(text "op2" (rect 0 0 21 14)(font "Arial" (font_size 8)))
|
||||
(text "op2" (rect 21 59 42 73)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 64)(pt 16 64))
|
||||
)
|
||||
(port
|
||||
(pt 0 80)
|
||||
(input)
|
||||
(text "S" (rect 0 0 8 14)(font "Arial" (font_size 8)))
|
||||
(text "S" (rect 21 75 29 89)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 80)(pt 16 80))
|
||||
)
|
||||
(port
|
||||
(pt 0 96)
|
||||
(input)
|
||||
(text "V" (rect 0 0 9 14)(font "Arial" (font_size 8)))
|
||||
(text "V" (rect 21 91 30 105)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 96)(pt 16 96))
|
||||
)
|
||||
(port
|
||||
(pt 0 112)
|
||||
(input)
|
||||
(text "R" (rect 0 0 8 14)(font "Arial" (font_size 8)))
|
||||
(text "R" (rect 21 107 29 121)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 112)(pt 16 112))
|
||||
)
|
||||
(port
|
||||
(pt 120 32)
|
||||
(output)
|
||||
(text "result" (rect 0 0 31 14)(font "Arial" (font_size 8)))
|
||||
(text "result" (rect 68 27 99 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 120 32)(pt 104 32))
|
||||
)
|
||||
(port
|
||||
(pt 120 48)
|
||||
(output)
|
||||
(text "cy_out" (rect 0 0 38 14)(font "Arial" (font_size 8)))
|
||||
(text "cy_out" (rect 61 43 99 57)(font "Arial" (font_size 8)))
|
||||
(line (pt 120 48)(pt 104 48))
|
||||
)
|
||||
(drawing
|
||||
(rectangle (rect 16 16 104 144))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 1048 288 1112 336)
|
||||
(text "XOR" (rect 1 0 21 10)(font "Arial" (font_size 6)))
|
||||
(text "inst" (rect 3 37 20 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 11 16))
|
||||
)
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 11 32))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 62 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 49 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 14 13)(pt 25 13))
|
||||
(line (pt 14 36)(pt 25 36))
|
||||
(arc (pt 7 29)(pt 7 19)(rect -14 8 19 41))
|
||||
(arc (pt 49 24)(pt 25 13)(rect -6 13 57 76))
|
||||
(arc (pt 25 35)(pt 49 24)(rect -6 -27 57 36))
|
||||
(arc (pt 8 36)(pt 8 12)(rect -21 7 14 42))
|
||||
)
|
||||
)
|
||||
(connector
|
||||
(pt 432 192)
|
||||
(pt 432 176)
|
||||
)
|
||||
(connector
|
||||
(pt 632 192)
|
||||
(pt 632 176)
|
||||
)
|
||||
(connector
|
||||
(pt 840 192)
|
||||
(pt 840 176)
|
||||
)
|
||||
(connector
|
||||
(pt 872 368)
|
||||
(pt 872 256)
|
||||
)
|
||||
(connector
|
||||
(pt 856 352)
|
||||
(pt 856 240)
|
||||
)
|
||||
(connector
|
||||
(pt 840 336)
|
||||
(pt 840 224)
|
||||
)
|
||||
(connector
|
||||
(text "op2[0]" (rect 216 110 228 140)(font "Arial" )(vertical))
|
||||
(pt 232 64)
|
||||
(pt 232 208)
|
||||
)
|
||||
(connector
|
||||
(text "op1[0]" (rect 232 107 244 137)(font "Arial" )(vertical))
|
||||
(pt 248 40)
|
||||
(pt 248 192)
|
||||
)
|
||||
(connector
|
||||
(text "result[0]" (rect 400 126 412 166)(font "Arial" )(vertical))
|
||||
(pt 416 176)
|
||||
(pt 416 104)
|
||||
)
|
||||
(connector
|
||||
(text "op2[1]" (rect 432 110 444 140)(font "Arial" )(vertical))
|
||||
(pt 448 208)
|
||||
(pt 448 64)
|
||||
)
|
||||
(connector
|
||||
(text "op1[1]" (rect 448 110 460 140)(font "Arial" )(vertical))
|
||||
(pt 464 192)
|
||||
(pt 464 40)
|
||||
)
|
||||
(connector
|
||||
(text "result[1]" (rect 600 126 612 166)(font "Arial" )(vertical))
|
||||
(pt 616 104)
|
||||
(pt 616 176)
|
||||
)
|
||||
(connector
|
||||
(text "op2[2]" (rect 632 110 644 140)(font "Arial" )(vertical))
|
||||
(pt 648 208)
|
||||
(pt 648 64)
|
||||
)
|
||||
(connector
|
||||
(text "op1[2]" (rect 648 110 660 140)(font "Arial" )(vertical))
|
||||
(pt 664 192)
|
||||
(pt 664 40)
|
||||
)
|
||||
(connector
|
||||
(text "result[2]" (rect 808 126 820 166)(font "Arial" )(vertical))
|
||||
(pt 824 104)
|
||||
(pt 824 176)
|
||||
)
|
||||
(connector
|
||||
(text "op2[3]" (rect 840 110 852 140)(font "Arial" )(vertical))
|
||||
(pt 856 208)
|
||||
(pt 856 64)
|
||||
)
|
||||
(connector
|
||||
(text "op1[3]" (rect 856 110 868 140)(font "Arial" )(vertical))
|
||||
(pt 872 192)
|
||||
(pt 872 40)
|
||||
)
|
||||
(connector
|
||||
(text "result[3]" (rect 1008 126 1020 166)(font "Arial" )(vertical))
|
||||
(pt 1024 104)
|
||||
(pt 1024 176)
|
||||
)
|
||||
(connector
|
||||
(pt 672 256)
|
||||
(pt 672 368)
|
||||
)
|
||||
(connector
|
||||
(pt 656 240)
|
||||
(pt 656 352)
|
||||
)
|
||||
(connector
|
||||
(pt 640 224)
|
||||
(pt 640 336)
|
||||
)
|
||||
(connector
|
||||
(pt 464 256)
|
||||
(pt 464 368)
|
||||
)
|
||||
(connector
|
||||
(pt 448 240)
|
||||
(pt 448 352)
|
||||
)
|
||||
(connector
|
||||
(pt 432 224)
|
||||
(pt 432 336)
|
||||
)
|
||||
(connector
|
||||
(pt 264 256)
|
||||
(pt 264 368)
|
||||
)
|
||||
(connector
|
||||
(pt 248 240)
|
||||
(pt 248 352)
|
||||
)
|
||||
(connector
|
||||
(pt 232 224)
|
||||
(pt 232 336)
|
||||
)
|
||||
(connector
|
||||
(pt 824 320)
|
||||
(pt 824 192)
|
||||
)
|
||||
(connector
|
||||
(pt 1024 304)
|
||||
(pt 1024 192)
|
||||
)
|
||||
(connector
|
||||
(pt 840 176)
|
||||
(pt 888 176)
|
||||
)
|
||||
(connector
|
||||
(pt 872 192)
|
||||
(pt 888 192)
|
||||
)
|
||||
(connector
|
||||
(pt 856 208)
|
||||
(pt 888 208)
|
||||
)
|
||||
(connector
|
||||
(pt 840 224)
|
||||
(pt 888 224)
|
||||
)
|
||||
(connector
|
||||
(pt 856 240)
|
||||
(pt 888 240)
|
||||
)
|
||||
(connector
|
||||
(pt 872 256)
|
||||
(pt 888 256)
|
||||
)
|
||||
(connector
|
||||
(pt 632 176)
|
||||
(pt 688 176)
|
||||
)
|
||||
(connector
|
||||
(pt 664 192)
|
||||
(pt 688 192)
|
||||
)
|
||||
(connector
|
||||
(pt 648 208)
|
||||
(pt 688 208)
|
||||
)
|
||||
(connector
|
||||
(pt 640 224)
|
||||
(pt 688 224)
|
||||
)
|
||||
(connector
|
||||
(pt 656 240)
|
||||
(pt 688 240)
|
||||
)
|
||||
(connector
|
||||
(pt 672 256)
|
||||
(pt 688 256)
|
||||
)
|
||||
(connector
|
||||
(pt 432 176)
|
||||
(pt 480 176)
|
||||
)
|
||||
(connector
|
||||
(pt 464 192)
|
||||
(pt 480 192)
|
||||
)
|
||||
(connector
|
||||
(pt 448 208)
|
||||
(pt 480 208)
|
||||
)
|
||||
(connector
|
||||
(pt 432 224)
|
||||
(pt 480 224)
|
||||
)
|
||||
(connector
|
||||
(pt 448 240)
|
||||
(pt 480 240)
|
||||
)
|
||||
(connector
|
||||
(pt 464 256)
|
||||
(pt 480 256)
|
||||
)
|
||||
(connector
|
||||
(pt 248 192)
|
||||
(pt 280 192)
|
||||
)
|
||||
(connector
|
||||
(pt 232 208)
|
||||
(pt 280 208)
|
||||
)
|
||||
(connector
|
||||
(pt 232 224)
|
||||
(pt 280 224)
|
||||
)
|
||||
(connector
|
||||
(pt 248 240)
|
||||
(pt 280 240)
|
||||
)
|
||||
(connector
|
||||
(pt 264 256)
|
||||
(pt 280 256)
|
||||
)
|
||||
(connector
|
||||
(pt 1024 304)
|
||||
(pt 1048 304)
|
||||
)
|
||||
(connector
|
||||
(pt 824 320)
|
||||
(pt 1048 320)
|
||||
)
|
||||
(connector
|
||||
(pt 1008 176)
|
||||
(pt 1024 176)
|
||||
)
|
||||
(connector
|
||||
(pt 808 176)
|
||||
(pt 824 176)
|
||||
)
|
||||
(connector
|
||||
(pt 600 176)
|
||||
(pt 616 176)
|
||||
)
|
||||
(connector
|
||||
(pt 600 192)
|
||||
(pt 632 192)
|
||||
)
|
||||
(connector
|
||||
(pt 400 176)
|
||||
(pt 416 176)
|
||||
)
|
||||
(connector
|
||||
(pt 400 192)
|
||||
(pt 432 192)
|
||||
)
|
||||
(connector
|
||||
(pt 1112 312)
|
||||
(pt 1128 312)
|
||||
)
|
||||
(connector
|
||||
(pt 216 176)
|
||||
(pt 280 176)
|
||||
)
|
||||
(connector
|
||||
(pt 416 104)
|
||||
(pt 616 104)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 616 104)
|
||||
(pt 824 104)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 824 104)
|
||||
(pt 1024 104)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 1024 104)
|
||||
(pt 1128 104)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 664 40)
|
||||
(pt 872 40)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 648 64)
|
||||
(pt 856 64)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 640 336)
|
||||
(pt 840 336)
|
||||
)
|
||||
(connector
|
||||
(pt 656 352)
|
||||
(pt 856 352)
|
||||
)
|
||||
(connector
|
||||
(pt 672 368)
|
||||
(pt 872 368)
|
||||
)
|
||||
(connector
|
||||
(pt 1008 192)
|
||||
(pt 1024 192)
|
||||
)
|
||||
(connector
|
||||
(pt 1024 192)
|
||||
(pt 1128 192)
|
||||
)
|
||||
(connector
|
||||
(pt 808 192)
|
||||
(pt 824 192)
|
||||
)
|
||||
(connector
|
||||
(pt 824 192)
|
||||
(pt 840 192)
|
||||
)
|
||||
(connector
|
||||
(pt 216 40)
|
||||
(pt 248 40)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 248 40)
|
||||
(pt 464 40)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 464 40)
|
||||
(pt 664 40)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 216 64)
|
||||
(pt 232 64)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 232 64)
|
||||
(pt 448 64)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 448 64)
|
||||
(pt 648 64)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 216 336)
|
||||
(pt 232 336)
|
||||
)
|
||||
(connector
|
||||
(pt 232 336)
|
||||
(pt 432 336)
|
||||
)
|
||||
(connector
|
||||
(pt 432 336)
|
||||
(pt 640 336)
|
||||
)
|
||||
(connector
|
||||
(pt 216 352)
|
||||
(pt 248 352)
|
||||
)
|
||||
(connector
|
||||
(pt 248 352)
|
||||
(pt 448 352)
|
||||
)
|
||||
(connector
|
||||
(pt 448 352)
|
||||
(pt 656 352)
|
||||
)
|
||||
(connector
|
||||
(pt 216 368)
|
||||
(pt 264 368)
|
||||
)
|
||||
(connector
|
||||
(pt 264 368)
|
||||
(pt 464 368)
|
||||
)
|
||||
(connector
|
||||
(pt 464 368)
|
||||
(pt 672 368)
|
||||
)
|
||||
(junction (pt 648 64))
|
||||
(junction (pt 664 40))
|
||||
(junction (pt 640 336))
|
||||
(junction (pt 656 352))
|
||||
(junction (pt 672 368))
|
||||
(junction (pt 616 104))
|
||||
(junction (pt 824 104))
|
||||
(junction (pt 1024 104))
|
||||
(junction (pt 464 40))
|
||||
(junction (pt 448 64))
|
||||
(junction (pt 432 336))
|
||||
(junction (pt 448 352))
|
||||
(junction (pt 464 368))
|
||||
(junction (pt 1024 192))
|
||||
(junction (pt 824 192))
|
||||
(junction (pt 248 40))
|
||||
(junction (pt 232 64))
|
||||
(junction (pt 232 336))
|
||||
(junction (pt 248 352))
|
||||
(junction (pt 264 368))
|
||||
(title_block
|
||||
(rect 40 408 297 460)
|
||||
(name "title-custom-small")
|
||||
(section (rect 0 0 256 17)(text "PROJECT" (rect 2 0 52 12)(font "Arial" ))(text "A-Z80" (rect 56 2 94 17)(font "Arial" (font_size 9)(bold)))(border))
|
||||
(section (rect 104 0 256 17)(text "MODULE" (rect 2 1 48 13)(font "Arial" ))(text "alu_core" (rect 43 2 102 17)(font "Arial" (font_size 9)(bold)))(border))
|
||||
(section (rect 0 18 256 34)(text "DESIGNER" (rect 2 0 59 12)(font "Arial" ))(text "Goran Devic" (rect 56 2 135 17)(font "Arial" (font_size 9)))(border))
|
||||
(section (rect 0 35 256 51)(text "DATE" (rect 2 0 30 12)(font "Arial" ))(text "May 18, 2014" (rect 56 3 132 17)(font "Arial" (font_size 8)))(border))
|
||||
(section (rect 192 35 256 51)(text "REV" (rect 2 1 25 13)(font "Arial" ))(text "1.2" (rect 43 3 60 17)(font "Arial" (font_size 8)))(border))
|
||||
(drawing
|
||||
)
|
||||
)
|
||||
@@ -0,0 +1,92 @@
|
||||
/*
|
||||
WARNING: Do NOT edit the input and output ports in this file in a text
|
||||
editor if you plan to continue editing the block that represents it in
|
||||
the Block Editor! File corruption is VERY likely to occur.
|
||||
*/
|
||||
/*
|
||||
Copyright (C) 1991-2013 Altera Corporation
|
||||
Your use of Altera Corporation's design tools, logic functions
|
||||
and other software and tools, and its AMPP partner logic
|
||||
functions, and any output files from any of the foregoing
|
||||
(including device programming or simulation files), and any
|
||||
associated documentation or information are expressly subject
|
||||
to the terms and conditions of the Altera Program License
|
||||
Subscription Agreement, Altera MegaCore Function License
|
||||
Agreement, or other applicable license agreement, including,
|
||||
without limitation, that your use is for the sole purpose of
|
||||
programming logic devices manufactured by Altera and sold by
|
||||
Altera or its authorized distributors. Please refer to the
|
||||
applicable agreement for further details.
|
||||
*/
|
||||
(header "symbol" (version "1.2"))
|
||||
(symbol
|
||||
(rect 16 16 176 176)
|
||||
(text "alu_core" (rect 5 0 54 14)(font "Arial" (font_size 8)))
|
||||
(text "inst" (rect 8 144 25 156)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "op1[3..0]" (rect 0 0 49 14)(font "Arial" (font_size 8)))
|
||||
(text "op1[3..0]" (rect 21 27 70 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 32)(pt 16 32)(line_width 3))
|
||||
)
|
||||
(port
|
||||
(pt 0 48)
|
||||
(input)
|
||||
(text "op2[3..0]" (rect 0 0 49 14)(font "Arial" (font_size 8)))
|
||||
(text "op2[3..0]" (rect 21 43 70 57)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 48)(pt 16 48)(line_width 3))
|
||||
)
|
||||
(port
|
||||
(pt 0 64)
|
||||
(input)
|
||||
(text "cy_in" (rect 0 0 30 14)(font "Arial" (font_size 8)))
|
||||
(text "cy_in" (rect 21 59 51 73)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 64)(pt 16 64))
|
||||
)
|
||||
(port
|
||||
(pt 0 80)
|
||||
(input)
|
||||
(text "S" (rect 0 0 8 14)(font "Arial" (font_size 8)))
|
||||
(text "S" (rect 21 75 29 89)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 80)(pt 16 80))
|
||||
)
|
||||
(port
|
||||
(pt 0 96)
|
||||
(input)
|
||||
(text "V" (rect 0 0 9 14)(font "Arial" (font_size 8)))
|
||||
(text "V" (rect 21 91 30 105)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 96)(pt 16 96))
|
||||
)
|
||||
(port
|
||||
(pt 0 112)
|
||||
(input)
|
||||
(text "R" (rect 0 0 8 14)(font "Arial" (font_size 8)))
|
||||
(text "R" (rect 21 107 29 121)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 112)(pt 16 112))
|
||||
)
|
||||
(port
|
||||
(pt 160 32)
|
||||
(output)
|
||||
(text "result[3..0]" (rect 0 0 60 14)(font "Arial" (font_size 8)))
|
||||
(text "result[3..0]" (rect 79 27 139 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 160 32)(pt 144 32)(line_width 3))
|
||||
)
|
||||
(port
|
||||
(pt 160 48)
|
||||
(output)
|
||||
(text "cy_out" (rect 0 0 38 14)(font "Arial" (font_size 8)))
|
||||
(text "cy_out" (rect 101 43 139 57)(font "Arial" (font_size 8)))
|
||||
(line (pt 160 48)(pt 144 48))
|
||||
)
|
||||
(port
|
||||
(pt 160 64)
|
||||
(output)
|
||||
(text "vf_out" (rect 0 0 36 14)(font "Arial" (font_size 8)))
|
||||
(text "vf_out" (rect 103 59 139 73)(font "Arial" (font_size 8)))
|
||||
(line (pt 160 64)(pt 144 64))
|
||||
)
|
||||
(drawing
|
||||
(rectangle (rect 16 16 144 144))
|
||||
)
|
||||
)
|
||||
@@ -0,0 +1,100 @@
|
||||
// Copyright (C) 1991-2013 Altera Corporation
|
||||
// Your use of Altera Corporation's design tools, logic functions
|
||||
// and other software and tools, and its AMPP partner logic
|
||||
// functions, and any output files from any of the foregoing
|
||||
// (including device programming or simulation files), and any
|
||||
// associated documentation or information are expressly subject
|
||||
// to the terms and conditions of the Altera Program License
|
||||
// Subscription Agreement, Altera MegaCore Function License
|
||||
// Agreement, or other applicable license agreement, including,
|
||||
// without limitation, that your use is for the sole purpose of
|
||||
// programming logic devices manufactured by Altera and sold by
|
||||
// Altera or its authorized distributors. Please refer to the
|
||||
// applicable agreement for further details.
|
||||
|
||||
// PROGRAM "Quartus II 64-Bit"
|
||||
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"
|
||||
// CREATED "Mon Oct 13 12:17:04 2014"
|
||||
|
||||
module alu_core(
|
||||
cy_in,
|
||||
S,
|
||||
V,
|
||||
R,
|
||||
op1,
|
||||
op2,
|
||||
cy_out,
|
||||
vf_out,
|
||||
result
|
||||
);
|
||||
|
||||
|
||||
input wire cy_in;
|
||||
input wire S;
|
||||
input wire V;
|
||||
input wire R;
|
||||
input wire [3:0] op1;
|
||||
input wire [3:0] op2;
|
||||
output wire cy_out;
|
||||
output wire vf_out;
|
||||
output wire [3:0] result;
|
||||
|
||||
wire [3:0] result_ALTERA_SYNTHESIZED;
|
||||
wire SYNTHESIZED_WIRE_0;
|
||||
wire SYNTHESIZED_WIRE_1;
|
||||
wire SYNTHESIZED_WIRE_5;
|
||||
wire SYNTHESIZED_WIRE_3;
|
||||
|
||||
assign cy_out = SYNTHESIZED_WIRE_3;
|
||||
|
||||
|
||||
|
||||
|
||||
alu_slice b2v_alu_slice_bit_0(
|
||||
.cy_in(cy_in),
|
||||
.op1(op1[0]),
|
||||
.op2(op2[0]),
|
||||
.S(S),
|
||||
.V(V),
|
||||
.R(R),
|
||||
.result(result_ALTERA_SYNTHESIZED[0]),
|
||||
.cy_out(SYNTHESIZED_WIRE_0));
|
||||
|
||||
|
||||
alu_slice b2v_alu_slice_bit_1(
|
||||
.cy_in(SYNTHESIZED_WIRE_0),
|
||||
.op1(op1[1]),
|
||||
.op2(op2[1]),
|
||||
.S(S),
|
||||
.V(V),
|
||||
.R(R),
|
||||
.result(result_ALTERA_SYNTHESIZED[1]),
|
||||
.cy_out(SYNTHESIZED_WIRE_1));
|
||||
|
||||
|
||||
alu_slice b2v_alu_slice_bit_2(
|
||||
.cy_in(SYNTHESIZED_WIRE_1),
|
||||
.op1(op1[2]),
|
||||
.op2(op2[2]),
|
||||
.S(S),
|
||||
.V(V),
|
||||
.R(R),
|
||||
.result(result_ALTERA_SYNTHESIZED[2]),
|
||||
.cy_out(SYNTHESIZED_WIRE_5));
|
||||
|
||||
|
||||
alu_slice b2v_alu_slice_bit_3(
|
||||
.cy_in(SYNTHESIZED_WIRE_5),
|
||||
.op1(op1[3]),
|
||||
.op2(op2[3]),
|
||||
.S(S),
|
||||
.V(V),
|
||||
.R(R),
|
||||
.result(result_ALTERA_SYNTHESIZED[3]),
|
||||
.cy_out(SYNTHESIZED_WIRE_3));
|
||||
|
||||
assign vf_out = SYNTHESIZED_WIRE_3 ^ SYNTHESIZED_WIRE_5;
|
||||
|
||||
assign result = result_ALTERA_SYNTHESIZED;
|
||||
|
||||
endmodule
|
||||
File diff suppressed because it is too large
Load Diff
@@ -0,0 +1,302 @@
|
||||
/*
|
||||
WARNING: Do NOT edit the input and output ports in this file in a text
|
||||
editor if you plan to continue editing the block that represents it in
|
||||
the Block Editor! File corruption is VERY likely to occur.
|
||||
*/
|
||||
/*
|
||||
Copyright (C) 1991-2013 Altera Corporation
|
||||
Your use of Altera Corporation's design tools, logic functions
|
||||
and other software and tools, and its AMPP partner logic
|
||||
functions, and any output files from any of the foregoing
|
||||
(including device programming or simulation files), and any
|
||||
associated documentation or information are expressly subject
|
||||
to the terms and conditions of the Altera Program License
|
||||
Subscription Agreement, Altera MegaCore Function License
|
||||
Agreement, or other applicable license agreement, including,
|
||||
without limitation, that your use is for the sole purpose of
|
||||
programming logic devices manufactured by Altera and sold by
|
||||
Altera or its authorized distributors. Please refer to the
|
||||
applicable agreement for further details.
|
||||
*/
|
||||
(header "symbol" (version "1.2"))
|
||||
(symbol
|
||||
(rect 16 16 280 560)
|
||||
(text "alu_flags" (rect 5 0 56 14)(font "Arial" (font_size 8)))
|
||||
(text "inst" (rect 8 528 25 540)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "ctl_flags_oe" (rect 0 0 69 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_flags_oe" (rect 21 27 90 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 32)(pt 16 32))
|
||||
)
|
||||
(port
|
||||
(pt 0 48)
|
||||
(input)
|
||||
(text "ctl_flags_bus" (rect 0 0 76 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_flags_bus" (rect 21 43 97 57)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 48)(pt 16 48))
|
||||
)
|
||||
(port
|
||||
(pt 0 64)
|
||||
(input)
|
||||
(text "ctl_flags_alu" (rect 0 0 71 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_flags_alu" (rect 21 59 92 73)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 64)(pt 16 64))
|
||||
)
|
||||
(port
|
||||
(pt 0 80)
|
||||
(input)
|
||||
(text "alu_sf_out" (rect 0 0 60 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_sf_out" (rect 21 75 81 89)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 80)(pt 16 80))
|
||||
)
|
||||
(port
|
||||
(pt 0 96)
|
||||
(input)
|
||||
(text "ctl_flags_sz_we" (rect 0 0 95 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_flags_sz_we" (rect 21 91 116 105)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 96)(pt 16 96))
|
||||
)
|
||||
(port
|
||||
(pt 0 112)
|
||||
(input)
|
||||
(text "alu_zero" (rect 0 0 49 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_zero" (rect 21 107 70 121)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 112)(pt 16 112))
|
||||
)
|
||||
(port
|
||||
(pt 0 128)
|
||||
(input)
|
||||
(text "ctl_alu_zero_16bit" (rect 0 0 103 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_alu_zero_16bit" (rect 21 123 124 137)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 128)(pt 16 128))
|
||||
)
|
||||
(port
|
||||
(pt 0 144)
|
||||
(input)
|
||||
(text "alu_yf_out" (rect 0 0 60 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_yf_out" (rect 21 139 81 153)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 144)(pt 16 144))
|
||||
)
|
||||
(port
|
||||
(pt 0 160)
|
||||
(input)
|
||||
(text "ctl_flags_xy_we" (rect 0 0 95 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_flags_xy_we" (rect 21 155 116 169)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 160)(pt 16 160))
|
||||
)
|
||||
(port
|
||||
(pt 0 176)
|
||||
(input)
|
||||
(text "ctl_flags_hf_we" (rect 0 0 93 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_flags_hf_we" (rect 21 171 114 185)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 176)(pt 16 176))
|
||||
)
|
||||
(port
|
||||
(pt 0 192)
|
||||
(input)
|
||||
(text "ctl_flags_hf_cpl" (rect 0 0 90 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_flags_hf_cpl" (rect 21 187 111 201)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 192)(pt 16 192))
|
||||
)
|
||||
(port
|
||||
(pt 0 208)
|
||||
(input)
|
||||
(text "ctl_flags_hf2_we" (rect 0 0 100 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_flags_hf2_we" (rect 21 203 121 217)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 208)(pt 16 208))
|
||||
)
|
||||
(port
|
||||
(pt 0 224)
|
||||
(input)
|
||||
(text "alu_xf_out" (rect 0 0 60 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_xf_out" (rect 21 219 81 233)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 224)(pt 16 224))
|
||||
)
|
||||
(port
|
||||
(pt 0 240)
|
||||
(input)
|
||||
(text "pf_sel" (rect 0 0 35 14)(font "Arial" (font_size 8)))
|
||||
(text "pf_sel" (rect 21 235 56 249)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 240)(pt 16 240))
|
||||
)
|
||||
(port
|
||||
(pt 0 256)
|
||||
(input)
|
||||
(text "ctl_flags_pf_we" (rect 0 0 93 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_flags_pf_we" (rect 21 251 114 265)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 256)(pt 16 256))
|
||||
)
|
||||
(port
|
||||
(pt 0 272)
|
||||
(input)
|
||||
(text "ctl_flags_nf_set" (rect 0 0 92 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_flags_nf_set" (rect 21 267 113 281)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 272)(pt 16 272))
|
||||
)
|
||||
(port
|
||||
(pt 0 288)
|
||||
(input)
|
||||
(text "ctl_flags_nf_clr" (rect 0 0 88 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_flags_nf_clr" (rect 21 283 109 297)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 288)(pt 16 288))
|
||||
)
|
||||
(port
|
||||
(pt 0 304)
|
||||
(input)
|
||||
(text "ctl_flags_nf_we" (rect 0 0 93 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_flags_nf_we" (rect 21 299 114 313)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 304)(pt 16 304))
|
||||
)
|
||||
(port
|
||||
(pt 0 320)
|
||||
(input)
|
||||
(text "alu_core_cf_out" (rect 0 0 93 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_core_cf_out" (rect 21 315 114 329)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 320)(pt 16 320))
|
||||
)
|
||||
(port
|
||||
(pt 0 336)
|
||||
(input)
|
||||
(text "ctl_flags_cf_we" (rect 0 0 93 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_flags_cf_we" (rect 21 331 114 345)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 336)(pt 16 336))
|
||||
)
|
||||
(port
|
||||
(pt 0 352)
|
||||
(input)
|
||||
(text "ctl_flags_cf2_we" (rect 0 0 100 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_flags_cf2_we" (rect 21 347 121 361)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 352)(pt 16 352))
|
||||
)
|
||||
(port
|
||||
(pt 0 368)
|
||||
(input)
|
||||
(text "ctl_flags_cf2_sel_shift" (rect 0 0 129 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_flags_cf2_sel_shift" (rect 21 363 150 377)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 368)(pt 16 368))
|
||||
)
|
||||
(port
|
||||
(pt 0 384)
|
||||
(input)
|
||||
(text "ctl_flags_cf2_sel_daa" (rect 0 0 126 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_flags_cf2_sel_daa" (rect 21 379 147 393)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 384)(pt 16 384))
|
||||
)
|
||||
(port
|
||||
(pt 0 400)
|
||||
(input)
|
||||
(text "shift_cf_out" (rect 0 0 68 14)(font "Arial" (font_size 8)))
|
||||
(text "shift_cf_out" (rect 21 395 89 409)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 400)(pt 16 400))
|
||||
)
|
||||
(port
|
||||
(pt 0 416)
|
||||
(input)
|
||||
(text "daa_cf_out" (rect 0 0 64 14)(font "Arial" (font_size 8)))
|
||||
(text "daa_cf_out" (rect 21 411 85 425)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 416)(pt 16 416))
|
||||
)
|
||||
(port
|
||||
(pt 0 432)
|
||||
(input)
|
||||
(text "clk" (rect 0 0 15 14)(font "Arial" (font_size 8)))
|
||||
(text "clk" (rect 21 427 36 441)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 432)(pt 16 432))
|
||||
)
|
||||
(port
|
||||
(pt 0 448)
|
||||
(input)
|
||||
(text "ctl_flags_use_cf2" (rect 0 0 102 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_flags_use_cf2" (rect 21 443 123 457)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 448)(pt 16 448))
|
||||
)
|
||||
(port
|
||||
(pt 0 464)
|
||||
(input)
|
||||
(text "ctl_flags_cf_set" (rect 0 0 92 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_flags_cf_set" (rect 21 459 113 473)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 464)(pt 16 464))
|
||||
)
|
||||
(port
|
||||
(pt 0 480)
|
||||
(input)
|
||||
(text "ctl_flags_cf_cpl" (rect 0 0 90 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_flags_cf_cpl" (rect 21 475 111 489)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 480)(pt 16 480))
|
||||
)
|
||||
(port
|
||||
(pt 0 496)
|
||||
(input)
|
||||
(text "nhold_clk_wait" (rect 0 0 84 14)(font "Arial" (font_size 8)))
|
||||
(text "nhold_clk_wait" (rect 21 491 105 505)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 496)(pt 16 496))
|
||||
)
|
||||
(port
|
||||
(pt 264 48)
|
||||
(output)
|
||||
(text "flags_sf" (rect 0 0 47 14)(font "Arial" (font_size 8)))
|
||||
(text "flags_sf" (rect 196 43 243 57)(font "Arial" (font_size 8)))
|
||||
(line (pt 264 48)(pt 248 48))
|
||||
)
|
||||
(port
|
||||
(pt 264 64)
|
||||
(output)
|
||||
(text "flags_zf" (rect 0 0 47 14)(font "Arial" (font_size 8)))
|
||||
(text "flags_zf" (rect 196 59 243 73)(font "Arial" (font_size 8)))
|
||||
(line (pt 264 64)(pt 248 64))
|
||||
)
|
||||
(port
|
||||
(pt 264 80)
|
||||
(output)
|
||||
(text "flags_hf" (rect 0 0 47 14)(font "Arial" (font_size 8)))
|
||||
(text "flags_hf" (rect 196 75 243 89)(font "Arial" (font_size 8)))
|
||||
(line (pt 264 80)(pt 248 80))
|
||||
)
|
||||
(port
|
||||
(pt 264 96)
|
||||
(output)
|
||||
(text "flags_hf2" (rect 0 0 54 14)(font "Arial" (font_size 8)))
|
||||
(text "flags_hf2" (rect 189 91 243 105)(font "Arial" (font_size 8)))
|
||||
(line (pt 264 96)(pt 248 96))
|
||||
)
|
||||
(port
|
||||
(pt 264 112)
|
||||
(output)
|
||||
(text "flags_pf" (rect 0 0 47 14)(font "Arial" (font_size 8)))
|
||||
(text "flags_pf" (rect 196 107 243 121)(font "Arial" (font_size 8)))
|
||||
(line (pt 264 112)(pt 248 112))
|
||||
)
|
||||
(port
|
||||
(pt 264 128)
|
||||
(output)
|
||||
(text "flags_nf" (rect 0 0 47 14)(font "Arial" (font_size 8)))
|
||||
(text "flags_nf" (rect 196 123 243 137)(font "Arial" (font_size 8)))
|
||||
(line (pt 264 128)(pt 248 128))
|
||||
)
|
||||
(port
|
||||
(pt 264 144)
|
||||
(output)
|
||||
(text "flags_cf_latch" (rect 0 0 81 14)(font "Arial" (font_size 8)))
|
||||
(text "flags_cf_latch" (rect 162 139 243 153)(font "Arial" (font_size 8)))
|
||||
(line (pt 264 144)(pt 248 144))
|
||||
)
|
||||
(port
|
||||
(pt 264 160)
|
||||
(output)
|
||||
(text "flags_cf" (rect 0 0 47 14)(font "Arial" (font_size 8)))
|
||||
(text "flags_cf" (rect 196 155 243 169)(font "Arial" (font_size 8)))
|
||||
(line (pt 264 160)(pt 248 160))
|
||||
)
|
||||
(port
|
||||
(pt 264 32)
|
||||
(bidir)
|
||||
(text "db[7..0]" (rect 0 0 42 14)(font "Arial" (font_size 8)))
|
||||
(text "db[7..0]" (rect 201 27 243 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 264 32)(pt 248 32)(line_width 3))
|
||||
)
|
||||
(drawing
|
||||
(rectangle (rect 16 16 248 528))
|
||||
)
|
||||
)
|
||||
@@ -0,0 +1,358 @@
|
||||
// Copyright (C) 1991-2013 Altera Corporation
|
||||
// Your use of Altera Corporation's design tools, logic functions
|
||||
// and other software and tools, and its AMPP partner logic
|
||||
// functions, and any output files from any of the foregoing
|
||||
// (including device programming or simulation files), and any
|
||||
// associated documentation or information are expressly subject
|
||||
// to the terms and conditions of the Altera Program License
|
||||
// Subscription Agreement, Altera MegaCore Function License
|
||||
// Agreement, or other applicable license agreement, including,
|
||||
// without limitation, that your use is for the sole purpose of
|
||||
// programming logic devices manufactured by Altera and sold by
|
||||
// Altera or its authorized distributors. Please refer to the
|
||||
// applicable agreement for further details.
|
||||
|
||||
// PROGRAM "Quartus II 64-Bit"
|
||||
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"
|
||||
// CREATED "Sat Dec 10 09:01:30 2016"
|
||||
|
||||
module alu_flags(
|
||||
ctl_flags_oe,
|
||||
ctl_flags_bus,
|
||||
ctl_flags_alu,
|
||||
alu_sf_out,
|
||||
alu_yf_out,
|
||||
alu_xf_out,
|
||||
ctl_flags_nf_set,
|
||||
alu_zero,
|
||||
shift_cf_out,
|
||||
alu_core_cf_out,
|
||||
daa_cf_out,
|
||||
ctl_flags_cf_set,
|
||||
ctl_flags_cf_cpl,
|
||||
pf_sel,
|
||||
ctl_flags_cf_we,
|
||||
ctl_flags_sz_we,
|
||||
ctl_flags_xy_we,
|
||||
ctl_flags_hf_we,
|
||||
ctl_flags_pf_we,
|
||||
ctl_flags_nf_we,
|
||||
ctl_flags_cf2_we,
|
||||
ctl_flags_hf_cpl,
|
||||
ctl_flags_use_cf2,
|
||||
ctl_flags_hf2_we,
|
||||
ctl_flags_nf_clr,
|
||||
ctl_alu_zero_16bit,
|
||||
clk,
|
||||
ctl_flags_cf2_sel_shift,
|
||||
ctl_flags_cf2_sel_daa,
|
||||
nhold_clk_wait,
|
||||
flags_sf,
|
||||
flags_zf,
|
||||
flags_hf,
|
||||
flags_pf,
|
||||
flags_cf,
|
||||
flags_nf,
|
||||
flags_cf_latch,
|
||||
flags_hf2,
|
||||
db
|
||||
);
|
||||
|
||||
|
||||
input wire ctl_flags_oe;
|
||||
input wire ctl_flags_bus;
|
||||
input wire ctl_flags_alu;
|
||||
input wire alu_sf_out;
|
||||
input wire alu_yf_out;
|
||||
input wire alu_xf_out;
|
||||
input wire ctl_flags_nf_set;
|
||||
input wire alu_zero;
|
||||
input wire shift_cf_out;
|
||||
input wire alu_core_cf_out;
|
||||
input wire daa_cf_out;
|
||||
input wire ctl_flags_cf_set;
|
||||
input wire ctl_flags_cf_cpl;
|
||||
input wire pf_sel;
|
||||
input wire ctl_flags_cf_we;
|
||||
input wire ctl_flags_sz_we;
|
||||
input wire ctl_flags_xy_we;
|
||||
input wire ctl_flags_hf_we;
|
||||
input wire ctl_flags_pf_we;
|
||||
input wire ctl_flags_nf_we;
|
||||
input wire ctl_flags_cf2_we;
|
||||
input wire ctl_flags_hf_cpl;
|
||||
input wire ctl_flags_use_cf2;
|
||||
input wire ctl_flags_hf2_we;
|
||||
input wire ctl_flags_nf_clr;
|
||||
input wire ctl_alu_zero_16bit;
|
||||
input wire clk;
|
||||
input wire ctl_flags_cf2_sel_shift;
|
||||
input wire ctl_flags_cf2_sel_daa;
|
||||
input wire nhold_clk_wait;
|
||||
output wire flags_sf;
|
||||
output wire flags_zf;
|
||||
output wire flags_hf;
|
||||
output wire flags_pf;
|
||||
output wire flags_cf;
|
||||
output wire flags_nf;
|
||||
output wire flags_cf_latch;
|
||||
output reg flags_hf2;
|
||||
inout wire [7:0] db;
|
||||
|
||||
reg flags_xf;
|
||||
reg flags_yf;
|
||||
wire [1:0] sel;
|
||||
reg DFFE_inst_latch_hf;
|
||||
wire SYNTHESIZED_WIRE_0;
|
||||
wire SYNTHESIZED_WIRE_1;
|
||||
wire SYNTHESIZED_WIRE_2;
|
||||
wire SYNTHESIZED_WIRE_3;
|
||||
wire SYNTHESIZED_WIRE_4;
|
||||
wire SYNTHESIZED_WIRE_5;
|
||||
wire SYNTHESIZED_WIRE_6;
|
||||
wire SYNTHESIZED_WIRE_7;
|
||||
reg SYNTHESIZED_WIRE_39;
|
||||
wire SYNTHESIZED_WIRE_8;
|
||||
wire SYNTHESIZED_WIRE_9;
|
||||
wire SYNTHESIZED_WIRE_10;
|
||||
wire SYNTHESIZED_WIRE_11;
|
||||
wire SYNTHESIZED_WIRE_12;
|
||||
wire SYNTHESIZED_WIRE_13;
|
||||
wire SYNTHESIZED_WIRE_14;
|
||||
wire SYNTHESIZED_WIRE_15;
|
||||
wire SYNTHESIZED_WIRE_16;
|
||||
wire SYNTHESIZED_WIRE_17;
|
||||
wire SYNTHESIZED_WIRE_18;
|
||||
wire SYNTHESIZED_WIRE_19;
|
||||
wire SYNTHESIZED_WIRE_20;
|
||||
wire SYNTHESIZED_WIRE_21;
|
||||
wire SYNTHESIZED_WIRE_22;
|
||||
reg DFFE_inst_latch_sf;
|
||||
wire SYNTHESIZED_WIRE_23;
|
||||
reg DFFE_inst_latch_pf;
|
||||
reg DFFE_inst_latch_nf;
|
||||
wire SYNTHESIZED_WIRE_24;
|
||||
wire SYNTHESIZED_WIRE_25;
|
||||
wire SYNTHESIZED_WIRE_26;
|
||||
wire SYNTHESIZED_WIRE_27;
|
||||
wire SYNTHESIZED_WIRE_28;
|
||||
wire SYNTHESIZED_WIRE_29;
|
||||
wire SYNTHESIZED_WIRE_40;
|
||||
wire SYNTHESIZED_WIRE_32;
|
||||
wire SYNTHESIZED_WIRE_33;
|
||||
wire SYNTHESIZED_WIRE_34;
|
||||
wire SYNTHESIZED_WIRE_35;
|
||||
wire SYNTHESIZED_WIRE_36;
|
||||
wire SYNTHESIZED_WIRE_37;
|
||||
reg DFFE_inst_latch_cf;
|
||||
reg DFFE_inst_latch_cf2;
|
||||
wire SYNTHESIZED_WIRE_38;
|
||||
|
||||
assign flags_sf = DFFE_inst_latch_sf;
|
||||
assign flags_zf = SYNTHESIZED_WIRE_39;
|
||||
assign flags_hf = SYNTHESIZED_WIRE_23;
|
||||
assign flags_pf = DFFE_inst_latch_pf;
|
||||
assign flags_cf = SYNTHESIZED_WIRE_24;
|
||||
assign flags_nf = DFFE_inst_latch_nf;
|
||||
assign flags_cf_latch = DFFE_inst_latch_cf;
|
||||
assign SYNTHESIZED_WIRE_38 = 0;
|
||||
|
||||
|
||||
|
||||
assign SYNTHESIZED_WIRE_10 = db[7] & ctl_flags_bus;
|
||||
|
||||
assign SYNTHESIZED_WIRE_17 = alu_xf_out & ctl_flags_alu;
|
||||
|
||||
assign SYNTHESIZED_WIRE_20 = db[2] & ctl_flags_bus;
|
||||
|
||||
assign SYNTHESIZED_WIRE_19 = pf_sel & ctl_flags_alu;
|
||||
|
||||
assign SYNTHESIZED_WIRE_2 = db[1] & ctl_flags_bus;
|
||||
|
||||
assign SYNTHESIZED_WIRE_23 = DFFE_inst_latch_hf ^ ctl_flags_hf_cpl;
|
||||
|
||||
assign SYNTHESIZED_WIRE_22 = db[0] & ctl_flags_bus;
|
||||
|
||||
assign SYNTHESIZED_WIRE_21 = ctl_flags_alu & alu_core_cf_out;
|
||||
|
||||
assign SYNTHESIZED_WIRE_8 = ~ctl_flags_cf2_we;
|
||||
|
||||
assign SYNTHESIZED_WIRE_24 = SYNTHESIZED_WIRE_0 ^ ctl_flags_cf_cpl;
|
||||
|
||||
assign SYNTHESIZED_WIRE_1 = alu_sf_out & ctl_flags_alu;
|
||||
|
||||
assign SYNTHESIZED_WIRE_9 = alu_sf_out & ctl_flags_alu;
|
||||
|
||||
assign SYNTHESIZED_WIRE_5 = ctl_flags_nf_set | SYNTHESIZED_WIRE_1 | SYNTHESIZED_WIRE_2;
|
||||
|
||||
assign SYNTHESIZED_WIRE_37 = SYNTHESIZED_WIRE_3 & SYNTHESIZED_WIRE_4;
|
||||
|
||||
|
||||
assign SYNTHESIZED_WIRE_32 = SYNTHESIZED_WIRE_5 & SYNTHESIZED_WIRE_6;
|
||||
|
||||
assign SYNTHESIZED_WIRE_6 = ~ctl_flags_nf_clr;
|
||||
|
||||
assign SYNTHESIZED_WIRE_7 = ~ctl_alu_zero_16bit;
|
||||
|
||||
assign SYNTHESIZED_WIRE_4 = SYNTHESIZED_WIRE_7 | SYNTHESIZED_WIRE_39;
|
||||
|
||||
assign SYNTHESIZED_WIRE_27 = ctl_flags_cf_we & nhold_clk_wait & SYNTHESIZED_WIRE_8;
|
||||
|
||||
assign SYNTHESIZED_WIRE_29 = ctl_flags_cf2_we & nhold_clk_wait;
|
||||
|
||||
assign SYNTHESIZED_WIRE_12 = db[6] & ctl_flags_bus;
|
||||
|
||||
assign SYNTHESIZED_WIRE_34 = SYNTHESIZED_WIRE_9 | SYNTHESIZED_WIRE_10;
|
||||
|
||||
assign SYNTHESIZED_WIRE_3 = SYNTHESIZED_WIRE_11 | SYNTHESIZED_WIRE_12;
|
||||
|
||||
assign SYNTHESIZED_WIRE_36 = SYNTHESIZED_WIRE_13 | SYNTHESIZED_WIRE_14;
|
||||
|
||||
assign SYNTHESIZED_WIRE_40 = SYNTHESIZED_WIRE_15 | SYNTHESIZED_WIRE_16;
|
||||
|
||||
assign SYNTHESIZED_WIRE_35 = SYNTHESIZED_WIRE_17 | SYNTHESIZED_WIRE_18;
|
||||
|
||||
assign SYNTHESIZED_WIRE_33 = SYNTHESIZED_WIRE_19 | SYNTHESIZED_WIRE_20;
|
||||
|
||||
assign SYNTHESIZED_WIRE_11 = alu_zero & ctl_flags_alu;
|
||||
|
||||
assign SYNTHESIZED_WIRE_26 = SYNTHESIZED_WIRE_21 | SYNTHESIZED_WIRE_22;
|
||||
|
||||
assign db[7] = ctl_flags_oe ? DFFE_inst_latch_sf : 1'bz;
|
||||
|
||||
assign SYNTHESIZED_WIRE_14 = db[5] & ctl_flags_bus;
|
||||
|
||||
assign db[6] = ctl_flags_oe ? SYNTHESIZED_WIRE_39 : 1'bz;
|
||||
|
||||
assign db[5] = ctl_flags_oe ? flags_yf : 1'bz;
|
||||
|
||||
assign db[4] = ctl_flags_oe ? SYNTHESIZED_WIRE_23 : 1'bz;
|
||||
|
||||
assign db[3] = ctl_flags_oe ? flags_xf : 1'bz;
|
||||
|
||||
assign db[2] = ctl_flags_oe ? DFFE_inst_latch_pf : 1'bz;
|
||||
|
||||
assign db[1] = ctl_flags_oe ? DFFE_inst_latch_nf : 1'bz;
|
||||
|
||||
assign db[0] = ctl_flags_oe ? SYNTHESIZED_WIRE_24 : 1'bz;
|
||||
|
||||
assign SYNTHESIZED_WIRE_13 = alu_yf_out & ctl_flags_alu;
|
||||
|
||||
assign SYNTHESIZED_WIRE_0 = ctl_flags_cf_set | SYNTHESIZED_WIRE_25;
|
||||
|
||||
assign SYNTHESIZED_WIRE_16 = db[4] & ctl_flags_bus;
|
||||
|
||||
assign SYNTHESIZED_WIRE_15 = alu_core_cf_out & ctl_flags_alu;
|
||||
|
||||
assign SYNTHESIZED_WIRE_18 = db[3] & ctl_flags_bus;
|
||||
|
||||
|
||||
always@(posedge clk)
|
||||
begin
|
||||
if (SYNTHESIZED_WIRE_27)
|
||||
begin
|
||||
DFFE_inst_latch_cf <= SYNTHESIZED_WIRE_26;
|
||||
end
|
||||
end
|
||||
|
||||
|
||||
always@(posedge clk)
|
||||
begin
|
||||
if (SYNTHESIZED_WIRE_29)
|
||||
begin
|
||||
DFFE_inst_latch_cf2 <= SYNTHESIZED_WIRE_28;
|
||||
end
|
||||
end
|
||||
|
||||
|
||||
always@(posedge clk)
|
||||
begin
|
||||
if (ctl_flags_hf_we)
|
||||
begin
|
||||
DFFE_inst_latch_hf <= SYNTHESIZED_WIRE_40;
|
||||
end
|
||||
end
|
||||
|
||||
|
||||
always@(posedge clk)
|
||||
begin
|
||||
if (ctl_flags_hf2_we)
|
||||
begin
|
||||
flags_hf2 <= SYNTHESIZED_WIRE_40;
|
||||
end
|
||||
end
|
||||
|
||||
|
||||
always@(posedge clk)
|
||||
begin
|
||||
if (ctl_flags_nf_we)
|
||||
begin
|
||||
DFFE_inst_latch_nf <= SYNTHESIZED_WIRE_32;
|
||||
end
|
||||
end
|
||||
|
||||
|
||||
always@(posedge clk)
|
||||
begin
|
||||
if (ctl_flags_pf_we)
|
||||
begin
|
||||
DFFE_inst_latch_pf <= SYNTHESIZED_WIRE_33;
|
||||
end
|
||||
end
|
||||
|
||||
|
||||
always@(posedge clk)
|
||||
begin
|
||||
if (ctl_flags_sz_we)
|
||||
begin
|
||||
DFFE_inst_latch_sf <= SYNTHESIZED_WIRE_34;
|
||||
end
|
||||
end
|
||||
|
||||
|
||||
always@(posedge clk)
|
||||
begin
|
||||
if (ctl_flags_xy_we)
|
||||
begin
|
||||
flags_xf <= SYNTHESIZED_WIRE_35;
|
||||
end
|
||||
end
|
||||
|
||||
|
||||
always@(posedge clk)
|
||||
begin
|
||||
if (ctl_flags_xy_we)
|
||||
begin
|
||||
flags_yf <= SYNTHESIZED_WIRE_36;
|
||||
end
|
||||
end
|
||||
|
||||
|
||||
always@(posedge clk)
|
||||
begin
|
||||
if (ctl_flags_sz_we)
|
||||
begin
|
||||
SYNTHESIZED_WIRE_39 <= SYNTHESIZED_WIRE_37;
|
||||
end
|
||||
end
|
||||
|
||||
|
||||
alu_mux_2 b2v_inst_mux_cf(
|
||||
.in0(DFFE_inst_latch_cf),
|
||||
.in1(DFFE_inst_latch_cf2),
|
||||
.sel1(ctl_flags_use_cf2),
|
||||
.out(SYNTHESIZED_WIRE_25));
|
||||
|
||||
|
||||
alu_mux_4 b2v_inst_mux_cf2(
|
||||
.in0(alu_core_cf_out),
|
||||
.in1(shift_cf_out),
|
||||
.in2(daa_cf_out),
|
||||
.in3(SYNTHESIZED_WIRE_38),
|
||||
.sel(sel),
|
||||
.out(SYNTHESIZED_WIRE_28));
|
||||
|
||||
assign sel[0] = ctl_flags_cf2_sel_shift;
|
||||
assign sel[1] = ctl_flags_cf2_sel_daa;
|
||||
|
||||
endmodule
|
||||
@@ -0,0 +1,275 @@
|
||||
/*
|
||||
WARNING: Do NOT edit the input and output ports in this file in a text
|
||||
editor if you plan to continue editing the block that represents it in
|
||||
the Block Editor! File corruption is VERY likely to occur.
|
||||
*/
|
||||
/*
|
||||
Copyright (C) 1991-2013 Altera Corporation
|
||||
Your use of Altera Corporation's design tools, logic functions
|
||||
and other software and tools, and its AMPP partner logic
|
||||
functions, and any output files from any of the foregoing
|
||||
(including device programming or simulation files), and any
|
||||
associated documentation or information are expressly subject
|
||||
to the terms and conditions of the Altera Program License
|
||||
Subscription Agreement, Altera MegaCore Function License
|
||||
Agreement, or other applicable license agreement, including,
|
||||
without limitation, that your use is for the sole purpose of
|
||||
programming logic devices manufactured by Altera and sold by
|
||||
Altera or its authorized distributors. Please refer to the
|
||||
applicable agreement for further details.
|
||||
*/
|
||||
(header "graphic" (version "1.4"))
|
||||
(pin
|
||||
(input)
|
||||
(rect 32 104 208 120)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "sel1" (rect 9 0 29 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 32 88 208 104)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "in1" (rect 9 0 23 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 32 40 208 56)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "in0" (rect 9 0 23 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 480 72 656 88)
|
||||
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||
(text "out" (rect 90 0 105 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 52 4)(pt 78 4))
|
||||
(line (pt 52 12)(pt 78 12))
|
||||
(line (pt 52 12)(pt 52 4))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 82 8)(pt 78 12))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 248 48 296 80)
|
||||
(text "NOT" (rect 1 0 21 10)(font "Arial" (font_size 6)))
|
||||
(text "inst3" (rect 3 21 26 33)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 13 16))
|
||||
)
|
||||
(port
|
||||
(pt 48 16)
|
||||
(output)
|
||||
(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 39 16)(pt 48 16))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 13 25)(pt 13 7))
|
||||
(line (pt 13 7)(pt 31 16))
|
||||
(line (pt 13 25)(pt 31 16))
|
||||
(circle (rect 31 12 39 20))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 320 32 384 80)
|
||||
(text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6)))
|
||||
(text "inst0" (rect 3 37 26 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 14 16))
|
||||
)
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 14 32))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 42 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 14 12)(pt 30 12))
|
||||
(line (pt 14 37)(pt 31 37))
|
||||
(line (pt 14 12)(pt 14 37))
|
||||
(arc (pt 31 37)(pt 30 12)(rect 18 12 43 37))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 320 80 384 128)
|
||||
(text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6)))
|
||||
(text "inst1" (rect 3 37 26 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 14 16))
|
||||
)
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 14 32))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 42 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 14 12)(pt 30 12))
|
||||
(line (pt 14 37)(pt 31 37))
|
||||
(line (pt 14 12)(pt 14 37))
|
||||
(arc (pt 31 37)(pt 30 12)(rect 18 12 43 37))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 400 56 464 104)
|
||||
(text "OR2" (rect 1 0 19 10)(font "Arial" (font_size 6)))
|
||||
(text "inst2" (rect 3 37 26 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 15 32))
|
||||
)
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 15 16))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 48 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 14 36)(pt 25 36))
|
||||
(line (pt 14 13)(pt 25 13))
|
||||
(arc (pt 7 29)(pt 7 19)(rect -14 8 19 41))
|
||||
(arc (pt 49 24)(pt 25 13)(rect -6 13 57 76))
|
||||
(arc (pt 25 35)(pt 49 24)(rect -6 -27 57 36))
|
||||
)
|
||||
)
|
||||
(connector
|
||||
(pt 248 64)
|
||||
(pt 232 64)
|
||||
)
|
||||
(connector
|
||||
(pt 400 72)
|
||||
(pt 392 72)
|
||||
)
|
||||
(connector
|
||||
(pt 400 88)
|
||||
(pt 392 88)
|
||||
)
|
||||
(connector
|
||||
(pt 392 88)
|
||||
(pt 392 104)
|
||||
)
|
||||
(connector
|
||||
(pt 392 104)
|
||||
(pt 384 104)
|
||||
)
|
||||
(connector
|
||||
(pt 392 56)
|
||||
(pt 384 56)
|
||||
)
|
||||
(connector
|
||||
(pt 392 56)
|
||||
(pt 392 72)
|
||||
)
|
||||
(connector
|
||||
(pt 232 64)
|
||||
(pt 232 112)
|
||||
)
|
||||
(connector
|
||||
(pt 232 112)
|
||||
(pt 320 112)
|
||||
)
|
||||
(connector
|
||||
(pt 296 64)
|
||||
(pt 320 64)
|
||||
)
|
||||
(connector
|
||||
(pt 464 80)
|
||||
(pt 480 80)
|
||||
)
|
||||
(connector
|
||||
(pt 208 112)
|
||||
(pt 232 112)
|
||||
)
|
||||
(connector
|
||||
(pt 208 96)
|
||||
(pt 320 96)
|
||||
)
|
||||
(connector
|
||||
(pt 208 48)
|
||||
(pt 320 48)
|
||||
)
|
||||
(junction (pt 232 112))
|
||||
(title_block
|
||||
(rect 32 168 289 220)
|
||||
(name "title-custom-small")
|
||||
(section (rect 0 35 256 51)(text "DATE" (rect 2 0 30 12)(font "Arial" ))(text "June 21, 2014" (rect 56 3 136 17)(font "Arial" (font_size 8)))(border))
|
||||
(section (rect 0 18 256 34)(text "DESIGNER" (rect 2 0 59 12)(font "Arial" ))(text "Goran Devic" (rect 56 2 135 17)(font "Arial" (font_size 9)))(border))
|
||||
(section (rect 104 0 256 17)(text "MODULE" (rect 2 1 48 13)(font "Arial" ))(text "alu_mux_2" (rect 43 2 117 17)(font "Arial" (font_size 9)(bold)))(border))
|
||||
(section (rect 0 0 256 17)(text "PROJECT" (rect 2 0 52 12)(font "Arial" ))(text "A-Z80" (rect 56 2 94 17)(font "Arial" (font_size 9)(bold)))(border))
|
||||
(section (rect 192 35 256 51)(text "REV" (rect 2 1 25 13)(font "Arial" ))(text "1.0" (rect 43 3 60 17)(font "Arial" (font_size 8)))(border))
|
||||
(drawing
|
||||
)
|
||||
)
|
||||
@@ -0,0 +1,57 @@
|
||||
/*
|
||||
WARNING: Do NOT edit the input and output ports in this file in a text
|
||||
editor if you plan to continue editing the block that represents it in
|
||||
the Block Editor! File corruption is VERY likely to occur.
|
||||
*/
|
||||
/*
|
||||
Copyright (C) 1991-2013 Altera Corporation
|
||||
Your use of Altera Corporation's design tools, logic functions
|
||||
and other software and tools, and its AMPP partner logic
|
||||
functions, and any output files from any of the foregoing
|
||||
(including device programming or simulation files), and any
|
||||
associated documentation or information are expressly subject
|
||||
to the terms and conditions of the Altera Program License
|
||||
Subscription Agreement, Altera MegaCore Function License
|
||||
Agreement, or other applicable license agreement, including,
|
||||
without limitation, that your use is for the sole purpose of
|
||||
programming logic devices manufactured by Altera and sold by
|
||||
Altera or its authorized distributors. Please refer to the
|
||||
applicable agreement for further details.
|
||||
*/
|
||||
(header "symbol" (version "1.2"))
|
||||
(symbol
|
||||
(rect 16 16 112 112)
|
||||
(text "alu_mux_2" (rect 5 0 66 14)(font "Arial" (font_size 8)))
|
||||
(text "inst" (rect 8 80 25 92)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "in0" (rect 0 0 16 14)(font "Arial" (font_size 8)))
|
||||
(text "in0" (rect 21 27 37 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 32)(pt 16 32))
|
||||
)
|
||||
(port
|
||||
(pt 0 48)
|
||||
(input)
|
||||
(text "in1" (rect 0 0 16 14)(font "Arial" (font_size 8)))
|
||||
(text "in1" (rect 21 43 37 57)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 48)(pt 16 48))
|
||||
)
|
||||
(port
|
||||
(pt 0 64)
|
||||
(input)
|
||||
(text "sel1" (rect 0 0 23 14)(font "Arial" (font_size 8)))
|
||||
(text "sel1" (rect 21 59 44 73)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 64)(pt 16 64))
|
||||
)
|
||||
(port
|
||||
(pt 96 32)
|
||||
(output)
|
||||
(text "out" (rect 0 0 17 14)(font "Arial" (font_size 8)))
|
||||
(text "out" (rect 58 27 75 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 96 32)(pt 80 32))
|
||||
)
|
||||
(drawing
|
||||
(rectangle (rect 16 16 80 80))
|
||||
)
|
||||
)
|
||||
@@ -0,0 +1,48 @@
|
||||
// Copyright (C) 1991-2013 Altera Corporation
|
||||
// Your use of Altera Corporation's design tools, logic functions
|
||||
// and other software and tools, and its AMPP partner logic
|
||||
// functions, and any output files from any of the foregoing
|
||||
// (including device programming or simulation files), and any
|
||||
// associated documentation or information are expressly subject
|
||||
// to the terms and conditions of the Altera Program License
|
||||
// Subscription Agreement, Altera MegaCore Function License
|
||||
// Agreement, or other applicable license agreement, including,
|
||||
// without limitation, that your use is for the sole purpose of
|
||||
// programming logic devices manufactured by Altera and sold by
|
||||
// Altera or its authorized distributors. Please refer to the
|
||||
// applicable agreement for further details.
|
||||
|
||||
// PROGRAM "Quartus II 64-Bit"
|
||||
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"
|
||||
// CREATED "Mon Oct 13 12:10:35 2014"
|
||||
|
||||
module alu_mux_2(
|
||||
sel1,
|
||||
in1,
|
||||
in0,
|
||||
out
|
||||
);
|
||||
|
||||
|
||||
input wire sel1;
|
||||
input wire in1;
|
||||
input wire in0;
|
||||
output wire out;
|
||||
|
||||
wire SYNTHESIZED_WIRE_0;
|
||||
wire SYNTHESIZED_WIRE_1;
|
||||
wire SYNTHESIZED_WIRE_2;
|
||||
|
||||
|
||||
|
||||
|
||||
assign SYNTHESIZED_WIRE_2 = in0 & SYNTHESIZED_WIRE_0;
|
||||
|
||||
assign SYNTHESIZED_WIRE_1 = in1 & sel1;
|
||||
|
||||
assign out = SYNTHESIZED_WIRE_1 | SYNTHESIZED_WIRE_2;
|
||||
|
||||
assign SYNTHESIZED_WIRE_0 = ~sel1;
|
||||
|
||||
|
||||
endmodule
|
||||
@@ -0,0 +1,299 @@
|
||||
/*
|
||||
WARNING: Do NOT edit the input and output ports in this file in a text
|
||||
editor if you plan to continue editing the block that represents it in
|
||||
the Block Editor! File corruption is VERY likely to occur.
|
||||
*/
|
||||
/*
|
||||
Copyright (C) 1991-2013 Altera Corporation
|
||||
Your use of Altera Corporation's design tools, logic functions
|
||||
and other software and tools, and its AMPP partner logic
|
||||
functions, and any output files from any of the foregoing
|
||||
(including device programming or simulation files), and any
|
||||
associated documentation or information are expressly subject
|
||||
to the terms and conditions of the Altera Program License
|
||||
Subscription Agreement, Altera MegaCore Function License
|
||||
Agreement, or other applicable license agreement, including,
|
||||
without limitation, that your use is for the sole purpose of
|
||||
programming logic devices manufactured by Altera and sold by
|
||||
Altera or its authorized distributors. Please refer to the
|
||||
applicable agreement for further details.
|
||||
*/
|
||||
(header "graphic" (version "1.4"))
|
||||
(pin
|
||||
(input)
|
||||
(rect 24 32 200 48)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "a[3..0]" (rect 9 0 40 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 24 48 200 64)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "sel_a" (rect 9 0 34 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 24 96 200 112)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "sel_zero" (rect 9 0 49 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 480 48 656 64)
|
||||
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||
(text "Q[3..0]" (rect 90 0 124 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 52 4)(pt 78 4))
|
||||
(line (pt 52 12)(pt 78 12))
|
||||
(line (pt 52 12)(pt 52 4))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 82 8)(pt 78 12))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
)
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 480 144 656 160)
|
||||
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||
(text "ena" (rect 90 0 107 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 52 4)(pt 78 4))
|
||||
(line (pt 52 12)(pt 78 12))
|
||||
(line (pt 52 12)(pt 52 4))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 82 8)(pt 78 12))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 280 24 344 72)
|
||||
(text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6)))
|
||||
(text "inst" (rect 3 37 20 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 14 16))
|
||||
)
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 14 32))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 62 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 42 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 14 12)(pt 30 12))
|
||||
(line (pt 14 37)(pt 31 37))
|
||||
(line (pt 14 12)(pt 14 37))
|
||||
(arc (pt 31 37)(pt 30 12)(rect 18 12 43 37))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 392 32 456 80)
|
||||
(text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6)))
|
||||
(text "inst10" (rect 3 37 32 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 14 16))
|
||||
)
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 14 32))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 62 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 42 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 14 12)(pt 30 12))
|
||||
(line (pt 14 37)(pt 31 37))
|
||||
(line (pt 14 12)(pt 14 37))
|
||||
(arc (pt 31 37)(pt 30 12)(rect 18 12 43 37))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 296 88 344 120)
|
||||
(text "NOT" (rect 1 0 21 10)(font "Arial" (font_size 6)))
|
||||
(text "inst11" (rect 3 21 32 33)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 13 16))
|
||||
)
|
||||
(port
|
||||
(pt 48 16)
|
||||
(output)
|
||||
(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 32 7 46 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 39 16)(pt 48 16))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 13 25)(pt 13 7))
|
||||
(line (pt 13 7)(pt 31 16))
|
||||
(line (pt 13 25)(pt 31 16))
|
||||
(circle (rect 31 12 39 20))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 392 128 456 176)
|
||||
(text "OR2" (rect 1 0 19 10)(font "Arial" (font_size 6)))
|
||||
(text "inst1" (rect 3 37 26 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 15 32))
|
||||
)
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 15 16))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 62 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 48 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 14 36)(pt 25 36))
|
||||
(line (pt 14 13)(pt 25 13))
|
||||
(arc (pt 7 29)(pt 7 19)(rect -14 8 19 41))
|
||||
(arc (pt 49 24)(pt 25 13)(rect -6 13 57 76))
|
||||
(arc (pt 25 35)(pt 49 24)(rect -6 -27 57 36))
|
||||
)
|
||||
)
|
||||
(connector
|
||||
(pt 368 64)
|
||||
(pt 392 64)
|
||||
)
|
||||
(connector
|
||||
(pt 344 48)
|
||||
(pt 392 48)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 456 56)
|
||||
(pt 480 56)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 200 40)
|
||||
(pt 280 40)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 456 152)
|
||||
(pt 480 152)
|
||||
)
|
||||
(connector
|
||||
(pt 368 64)
|
||||
(pt 368 104)
|
||||
)
|
||||
(connector
|
||||
(pt 368 104)
|
||||
(pt 344 104)
|
||||
)
|
||||
(connector
|
||||
(pt 232 56)
|
||||
(pt 232 160)
|
||||
)
|
||||
(connector
|
||||
(pt 200 56)
|
||||
(pt 232 56)
|
||||
)
|
||||
(connector
|
||||
(pt 232 56)
|
||||
(pt 280 56)
|
||||
)
|
||||
(connector
|
||||
(pt 232 160)
|
||||
(pt 392 160)
|
||||
)
|
||||
(connector
|
||||
(pt 264 104)
|
||||
(pt 264 144)
|
||||
)
|
||||
(connector
|
||||
(pt 264 144)
|
||||
(pt 392 144)
|
||||
)
|
||||
(connector
|
||||
(pt 200 104)
|
||||
(pt 264 104)
|
||||
)
|
||||
(connector
|
||||
(pt 264 104)
|
||||
(pt 296 104)
|
||||
)
|
||||
(junction (pt 232 56))
|
||||
(junction (pt 264 104))
|
||||
(title_block
|
||||
(rect 24 192 281 244)
|
||||
(name "title-custom-small")
|
||||
(section (rect 0 0 256 17)(text "PROJECT" (rect 2 0 52 12)(font "Arial" ))(text "A-Z80" (rect 56 2 94 17)(font "Arial" (font_size 9)(bold)))(border))
|
||||
(section (rect 104 0 256 17)(text "MODULE" (rect 2 1 48 13)(font "Arial" ))(text "alu_mux_2z" (rect 43 2 124 17)(font "Arial" (font_size 9)(bold)))(border))
|
||||
(section (rect 0 18 256 34)(text "DESIGNER" (rect 2 0 59 12)(font "Arial" ))(text "Goran Devic" (rect 56 2 135 17)(font "Arial" (font_size 9)))(border))
|
||||
(section (rect 0 35 256 51)(text "DATE" (rect 2 0 30 12)(font "Arial" ))(text "May 18, 2014" (rect 56 3 132 17)(font "Arial" (font_size 8)))(border))
|
||||
(section (rect 192 35 256 51)(text "REV" (rect 2 1 25 13)(font "Arial" ))(text "1.2" (rect 43 3 60 17)(font "Arial" (font_size 8)))(border))
|
||||
(drawing
|
||||
)
|
||||
)
|
||||
@@ -0,0 +1,64 @@
|
||||
/*
|
||||
WARNING: Do NOT edit the input and output ports in this file in a text
|
||||
editor if you plan to continue editing the block that represents it in
|
||||
the Block Editor! File corruption is VERY likely to occur.
|
||||
*/
|
||||
/*
|
||||
Copyright (C) 1991-2013 Altera Corporation
|
||||
Your use of Altera Corporation's design tools, logic functions
|
||||
and other software and tools, and its AMPP partner logic
|
||||
functions, and any output files from any of the foregoing
|
||||
(including device programming or simulation files), and any
|
||||
associated documentation or information are expressly subject
|
||||
to the terms and conditions of the Altera Program License
|
||||
Subscription Agreement, Altera MegaCore Function License
|
||||
Agreement, or other applicable license agreement, including,
|
||||
without limitation, that your use is for the sole purpose of
|
||||
programming logic devices manufactured by Altera and sold by
|
||||
Altera or its authorized distributors. Please refer to the
|
||||
applicable agreement for further details.
|
||||
*/
|
||||
(header "symbol" (version "1.2"))
|
||||
(symbol
|
||||
(rect 16 16 160 112)
|
||||
(text "alu_mux_2z" (rect 5 0 73 14)(font "Arial" (font_size 8)))
|
||||
(text "inst" (rect 8 80 25 92)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "a[3..0]" (rect 0 0 35 14)(font "Arial" (font_size 8)))
|
||||
(text "a[3..0]" (rect 21 27 56 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 32)(pt 16 32)(line_width 3))
|
||||
)
|
||||
(port
|
||||
(pt 0 48)
|
||||
(input)
|
||||
(text "sel_a" (rect 0 0 30 14)(font "Arial" (font_size 8)))
|
||||
(text "sel_a" (rect 21 43 51 57)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 48)(pt 16 48))
|
||||
)
|
||||
(port
|
||||
(pt 0 64)
|
||||
(input)
|
||||
(text "sel_zero" (rect 0 0 49 14)(font "Arial" (font_size 8)))
|
||||
(text "sel_zero" (rect 21 59 70 73)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 64)(pt 16 64))
|
||||
)
|
||||
(port
|
||||
(pt 144 32)
|
||||
(output)
|
||||
(text "Q[3..0]" (rect 0 0 37 14)(font "Arial" (font_size 8)))
|
||||
(text "Q[3..0]" (rect 86 27 123 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 144 32)(pt 128 32)(line_width 3))
|
||||
)
|
||||
(port
|
||||
(pt 144 48)
|
||||
(output)
|
||||
(text "ena" (rect 0 0 21 14)(font "Arial" (font_size 8)))
|
||||
(text "ena" (rect 102 43 123 57)(font "Arial" (font_size 8)))
|
||||
(line (pt 144 48)(pt 128 48))
|
||||
)
|
||||
(drawing
|
||||
(rectangle (rect 16 16 128 80))
|
||||
)
|
||||
)
|
||||
@@ -0,0 +1,49 @@
|
||||
// Copyright (C) 1991-2013 Altera Corporation
|
||||
// Your use of Altera Corporation's design tools, logic functions
|
||||
// and other software and tools, and its AMPP partner logic
|
||||
// functions, and any output files from any of the foregoing
|
||||
// (including device programming or simulation files), and any
|
||||
// associated documentation or information are expressly subject
|
||||
// to the terms and conditions of the Altera Program License
|
||||
// Subscription Agreement, Altera MegaCore Function License
|
||||
// Agreement, or other applicable license agreement, including,
|
||||
// without limitation, that your use is for the sole purpose of
|
||||
// programming logic devices manufactured by Altera and sold by
|
||||
// Altera or its authorized distributors. Please refer to the
|
||||
// applicable agreement for further details.
|
||||
|
||||
// PROGRAM "Quartus II 64-Bit"
|
||||
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"
|
||||
// CREATED "Fri Oct 31 21:18:33 2014"
|
||||
|
||||
module alu_mux_2z(
|
||||
sel_a,
|
||||
sel_zero,
|
||||
a,
|
||||
ena,
|
||||
Q
|
||||
);
|
||||
|
||||
|
||||
input wire sel_a;
|
||||
input wire sel_zero;
|
||||
input wire [3:0] a;
|
||||
output wire ena;
|
||||
output wire [3:0] Q;
|
||||
|
||||
wire [3:0] SYNTHESIZED_WIRE_0;
|
||||
wire SYNTHESIZED_WIRE_1;
|
||||
|
||||
|
||||
|
||||
|
||||
assign SYNTHESIZED_WIRE_0 = a & {sel_a,sel_a,sel_a,sel_a};
|
||||
|
||||
assign ena = sel_a | sel_zero;
|
||||
|
||||
assign Q = SYNTHESIZED_WIRE_0 & {SYNTHESIZED_WIRE_1,SYNTHESIZED_WIRE_1,SYNTHESIZED_WIRE_1,SYNTHESIZED_WIRE_1};
|
||||
|
||||
assign SYNTHESIZED_WIRE_1 = ~sel_zero;
|
||||
|
||||
|
||||
endmodule
|
||||
@@ -0,0 +1,445 @@
|
||||
/*
|
||||
WARNING: Do NOT edit the input and output ports in this file in a text
|
||||
editor if you plan to continue editing the block that represents it in
|
||||
the Block Editor! File corruption is VERY likely to occur.
|
||||
*/
|
||||
/*
|
||||
Copyright (C) 1991-2013 Altera Corporation
|
||||
Your use of Altera Corporation's design tools, logic functions
|
||||
and other software and tools, and its AMPP partner logic
|
||||
functions, and any output files from any of the foregoing
|
||||
(including device programming or simulation files), and any
|
||||
associated documentation or information are expressly subject
|
||||
to the terms and conditions of the Altera Program License
|
||||
Subscription Agreement, Altera MegaCore Function License
|
||||
Agreement, or other applicable license agreement, including,
|
||||
without limitation, that your use is for the sole purpose of
|
||||
programming logic devices manufactured by Altera and sold by
|
||||
Altera or its authorized distributors. Please refer to the
|
||||
applicable agreement for further details.
|
||||
*/
|
||||
(header "graphic" (version "1.4"))
|
||||
(pin
|
||||
(input)
|
||||
(rect 24 160 200 176)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "sel_zero" (rect 9 0 49 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 24 48 200 64)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "sel_a" (rect 9 0 34 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 24 96 200 112)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "b[3..0]" (rect 9 0 40 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 24 112 200 128)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "sel_b" (rect 9 0 34 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 24 32 200 48)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "a[3..0]" (rect 9 0 40 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 592 104 768 120)
|
||||
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||
(text "Q[3..0]" (rect 90 0 124 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 52 4)(pt 78 4))
|
||||
(line (pt 52 12)(pt 78 12))
|
||||
(line (pt 52 12)(pt 52 4))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 82 8)(pt 78 12))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
)
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 592 216 768 232)
|
||||
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||
(text "ena" (rect 90 0 107 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 52 4)(pt 78 4))
|
||||
(line (pt 52 12)(pt 78 12))
|
||||
(line (pt 52 12)(pt 52 4))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 82 8)(pt 78 12))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 296 24 360 72)
|
||||
(text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6)))
|
||||
(text "inst" (rect 3 37 20 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 14 16))
|
||||
)
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 14 32))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 62 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 42 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 14 12)(pt 30 12))
|
||||
(line (pt 14 37)(pt 31 37))
|
||||
(line (pt 14 12)(pt 14 37))
|
||||
(arc (pt 31 37)(pt 30 12)(rect 18 12 43 37))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 296 88 360 136)
|
||||
(text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6)))
|
||||
(text "inst6" (rect 3 37 26 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 14 16))
|
||||
)
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 14 32))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 62 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 42 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 14 12)(pt 30 12))
|
||||
(line (pt 14 37)(pt 31 37))
|
||||
(line (pt 14 12)(pt 14 37))
|
||||
(arc (pt 31 37)(pt 30 12)(rect 18 12 43 37))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 504 88 568 136)
|
||||
(text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6)))
|
||||
(text "inst10" (rect 3 37 32 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 14 16))
|
||||
)
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 14 32))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 62 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 42 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 14 12)(pt 30 12))
|
||||
(line (pt 14 37)(pt 31 37))
|
||||
(line (pt 14 12)(pt 14 37))
|
||||
(arc (pt 31 37)(pt 30 12)(rect 18 12 43 37))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 408 80 472 128)
|
||||
(text "OR2" (rect 1 0 19 10)(font "Arial" (font_size 6)))
|
||||
(text "inst13" (rect 3 37 32 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 15 32))
|
||||
)
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 15 16))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 62 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 48 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 14 36)(pt 25 36))
|
||||
(line (pt 14 13)(pt 25 13))
|
||||
(arc (pt 7 29)(pt 7 19)(rect -14 8 19 41))
|
||||
(arc (pt 49 24)(pt 25 13)(rect -6 13 57 76))
|
||||
(arc (pt 25 35)(pt 49 24)(rect -6 -27 57 36))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 416 152 464 184)
|
||||
(text "NOT" (rect 1 0 21 10)(font "Arial" (font_size 6)))
|
||||
(text "inst11" (rect 3 21 32 33)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 13 16))
|
||||
)
|
||||
(port
|
||||
(pt 48 16)
|
||||
(output)
|
||||
(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 32 7 46 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 39 16)(pt 48 16))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 13 25)(pt 13 7))
|
||||
(line (pt 13 7)(pt 31 16))
|
||||
(line (pt 13 25)(pt 31 16))
|
||||
(circle (rect 31 12 39 20))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 504 200 568 248)
|
||||
(text "OR3" (rect 1 0 19 10)(font "Arial" (font_size 6)))
|
||||
(text "inst4" (rect 3 37 30 51)(font "Arial" (font_size 8)))
|
||||
(port
|
||||
(pt 0 24)
|
||||
(input)
|
||||
(text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 24)(pt 18 24))
|
||||
)
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN3" (rect 2 24 19 36)(font "Courier New" (bold))(invisible))
|
||||
(text "IN3" (rect 2 24 19 36)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 16 32))
|
||||
)
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 16 16))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 47 15 64 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 47 15 61 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 49 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 14 13)(pt 25 13))
|
||||
(line (pt 14 36)(pt 25 36))
|
||||
(arc (pt 7 29)(pt 7 19)(rect -14 8 19 41))
|
||||
(arc (pt 49 24)(pt 25 13)(rect -6 13 57 76))
|
||||
(arc (pt 25 35)(pt 49 24)(rect -6 -27 57 36))
|
||||
)
|
||||
)
|
||||
(connector
|
||||
(pt 360 48)
|
||||
(pt 384 48)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 384 48)
|
||||
(pt 384 96)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 472 104)
|
||||
(pt 504 104)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 488 120)
|
||||
(pt 504 120)
|
||||
)
|
||||
(connector
|
||||
(pt 360 112)
|
||||
(pt 408 112)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 384 96)
|
||||
(pt 408 96)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 568 112)
|
||||
(pt 592 112)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 200 40)
|
||||
(pt 296 40)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 200 104)
|
||||
(pt 296 104)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 568 224)
|
||||
(pt 592 224)
|
||||
)
|
||||
(connector
|
||||
(pt 488 168)
|
||||
(pt 464 168)
|
||||
)
|
||||
(connector
|
||||
(pt 488 120)
|
||||
(pt 488 168)
|
||||
)
|
||||
(connector
|
||||
(pt 264 120)
|
||||
(pt 264 232)
|
||||
)
|
||||
(connector
|
||||
(pt 200 120)
|
||||
(pt 264 120)
|
||||
)
|
||||
(connector
|
||||
(pt 264 120)
|
||||
(pt 296 120)
|
||||
)
|
||||
(connector
|
||||
(pt 264 232)
|
||||
(pt 504 232)
|
||||
)
|
||||
(connector
|
||||
(pt 280 56)
|
||||
(pt 280 224)
|
||||
)
|
||||
(connector
|
||||
(pt 200 56)
|
||||
(pt 280 56)
|
||||
)
|
||||
(connector
|
||||
(pt 280 56)
|
||||
(pt 296 56)
|
||||
)
|
||||
(connector
|
||||
(pt 280 224)
|
||||
(pt 504 224)
|
||||
)
|
||||
(connector
|
||||
(pt 384 168)
|
||||
(pt 384 216)
|
||||
)
|
||||
(connector
|
||||
(pt 384 216)
|
||||
(pt 504 216)
|
||||
)
|
||||
(connector
|
||||
(pt 200 168)
|
||||
(pt 384 168)
|
||||
)
|
||||
(connector
|
||||
(pt 384 168)
|
||||
(pt 416 168)
|
||||
)
|
||||
(junction (pt 280 56))
|
||||
(junction (pt 264 120))
|
||||
(junction (pt 384 168))
|
||||
(title_block
|
||||
(rect 24 272 281 324)
|
||||
(name "title-custom-small")
|
||||
(section (rect 0 0 256 17)(text "PROJECT" (rect 2 0 52 12)(font "Arial" ))(text "A-Z80" (rect 56 2 94 17)(font "Arial" (font_size 9)(bold)))(border))
|
||||
(section (rect 104 0 256 17)(text "MODULE" (rect 2 1 48 13)(font "Arial" ))(text "alu_mux_3z" (rect 43 2 124 17)(font "Arial" (font_size 9)(bold)))(border))
|
||||
(section (rect 0 18 256 34)(text "DESIGNER" (rect 2 0 59 12)(font "Arial" ))(text "Goran Devic" (rect 56 2 135 17)(font "Arial" (font_size 9)))(border))
|
||||
(section (rect 0 35 256 51)(text "DATE" (rect 2 0 30 12)(font "Arial" ))(text "May 18, 2014" (rect 56 3 132 17)(font "Arial" (font_size 8)))(border))
|
||||
(section (rect 192 35 256 51)(text "REV" (rect 2 1 25 13)(font "Arial" ))(text "1.1" (rect 43 3 60 17)(font "Arial" (font_size 8)))(border))
|
||||
(drawing
|
||||
)
|
||||
)
|
||||
@@ -0,0 +1,78 @@
|
||||
/*
|
||||
WARNING: Do NOT edit the input and output ports in this file in a text
|
||||
editor if you plan to continue editing the block that represents it in
|
||||
the Block Editor! File corruption is VERY likely to occur.
|
||||
*/
|
||||
/*
|
||||
Copyright (C) 1991-2013 Altera Corporation
|
||||
Your use of Altera Corporation's design tools, logic functions
|
||||
and other software and tools, and its AMPP partner logic
|
||||
functions, and any output files from any of the foregoing
|
||||
(including device programming or simulation files), and any
|
||||
associated documentation or information are expressly subject
|
||||
to the terms and conditions of the Altera Program License
|
||||
Subscription Agreement, Altera MegaCore Function License
|
||||
Agreement, or other applicable license agreement, including,
|
||||
without limitation, that your use is for the sole purpose of
|
||||
programming logic devices manufactured by Altera and sold by
|
||||
Altera or its authorized distributors. Please refer to the
|
||||
applicable agreement for further details.
|
||||
*/
|
||||
(header "symbol" (version "1.2"))
|
||||
(symbol
|
||||
(rect 16 16 160 144)
|
||||
(text "alu_mux_3z" (rect 5 0 73 14)(font "Arial" (font_size 8)))
|
||||
(text "inst" (rect 8 112 25 124)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "a[3..0]" (rect 0 0 35 14)(font "Arial" (font_size 8)))
|
||||
(text "a[3..0]" (rect 21 27 56 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 32)(pt 16 32)(line_width 3))
|
||||
)
|
||||
(port
|
||||
(pt 0 48)
|
||||
(input)
|
||||
(text "sel_a" (rect 0 0 30 14)(font "Arial" (font_size 8)))
|
||||
(text "sel_a" (rect 21 43 51 57)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 48)(pt 16 48))
|
||||
)
|
||||
(port
|
||||
(pt 0 64)
|
||||
(input)
|
||||
(text "b[3..0]" (rect 0 0 35 14)(font "Arial" (font_size 8)))
|
||||
(text "b[3..0]" (rect 21 59 56 73)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 64)(pt 16 64)(line_width 3))
|
||||
)
|
||||
(port
|
||||
(pt 0 80)
|
||||
(input)
|
||||
(text "sel_b" (rect 0 0 30 14)(font "Arial" (font_size 8)))
|
||||
(text "sel_b" (rect 21 75 51 89)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 80)(pt 16 80))
|
||||
)
|
||||
(port
|
||||
(pt 0 96)
|
||||
(input)
|
||||
(text "sel_zero" (rect 0 0 49 14)(font "Arial" (font_size 8)))
|
||||
(text "sel_zero" (rect 21 91 70 105)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 96)(pt 16 96))
|
||||
)
|
||||
(port
|
||||
(pt 144 32)
|
||||
(output)
|
||||
(text "Q[3..0]" (rect 0 0 37 14)(font "Arial" (font_size 8)))
|
||||
(text "Q[3..0]" (rect 86 27 123 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 144 32)(pt 128 32)(line_width 3))
|
||||
)
|
||||
(port
|
||||
(pt 144 48)
|
||||
(output)
|
||||
(text "ena" (rect 0 0 21 14)(font "Arial" (font_size 8)))
|
||||
(text "ena" (rect 102 43 123 57)(font "Arial" (font_size 8)))
|
||||
(line (pt 144 48)(pt 128 48))
|
||||
)
|
||||
(drawing
|
||||
(rectangle (rect 16 16 128 112))
|
||||
)
|
||||
)
|
||||
@@ -0,0 +1,59 @@
|
||||
// Copyright (C) 1991-2013 Altera Corporation
|
||||
// Your use of Altera Corporation's design tools, logic functions
|
||||
// and other software and tools, and its AMPP partner logic
|
||||
// functions, and any output files from any of the foregoing
|
||||
// (including device programming or simulation files), and any
|
||||
// associated documentation or information are expressly subject
|
||||
// to the terms and conditions of the Altera Program License
|
||||
// Subscription Agreement, Altera MegaCore Function License
|
||||
// Agreement, or other applicable license agreement, including,
|
||||
// without limitation, that your use is for the sole purpose of
|
||||
// programming logic devices manufactured by Altera and sold by
|
||||
// Altera or its authorized distributors. Please refer to the
|
||||
// applicable agreement for further details.
|
||||
|
||||
// PROGRAM "Quartus II 64-Bit"
|
||||
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"
|
||||
// CREATED "Fri Oct 31 21:08:42 2014"
|
||||
|
||||
module alu_mux_3z(
|
||||
sel_zero,
|
||||
sel_a,
|
||||
sel_b,
|
||||
a,
|
||||
b,
|
||||
ena,
|
||||
Q
|
||||
);
|
||||
|
||||
|
||||
input wire sel_zero;
|
||||
input wire sel_a;
|
||||
input wire sel_b;
|
||||
input wire [3:0] a;
|
||||
input wire [3:0] b;
|
||||
output wire ena;
|
||||
output wire [3:0] Q;
|
||||
|
||||
wire [3:0] SYNTHESIZED_WIRE_0;
|
||||
wire SYNTHESIZED_WIRE_1;
|
||||
wire [3:0] SYNTHESIZED_WIRE_2;
|
||||
wire [3:0] SYNTHESIZED_WIRE_3;
|
||||
|
||||
|
||||
|
||||
|
||||
assign SYNTHESIZED_WIRE_3 = a & {sel_a,sel_a,sel_a,sel_a};
|
||||
|
||||
assign Q = SYNTHESIZED_WIRE_0 & {SYNTHESIZED_WIRE_1,SYNTHESIZED_WIRE_1,SYNTHESIZED_WIRE_1,SYNTHESIZED_WIRE_1};
|
||||
|
||||
assign SYNTHESIZED_WIRE_1 = ~sel_zero;
|
||||
|
||||
assign SYNTHESIZED_WIRE_0 = SYNTHESIZED_WIRE_2 | SYNTHESIZED_WIRE_3;
|
||||
|
||||
assign ena = sel_a | sel_b | sel_zero;
|
||||
|
||||
assign SYNTHESIZED_WIRE_2 = b & {sel_b,sel_b,sel_b,sel_b};
|
||||
|
||||
|
||||
endmodule
|
||||
@@ -0,0 +1,556 @@
|
||||
/*
|
||||
WARNING: Do NOT edit the input and output ports in this file in a text
|
||||
editor if you plan to continue editing the block that represents it in
|
||||
the Block Editor! File corruption is VERY likely to occur.
|
||||
*/
|
||||
/*
|
||||
Copyright (C) 1991-2013 Altera Corporation
|
||||
Your use of Altera Corporation's design tools, logic functions
|
||||
and other software and tools, and its AMPP partner logic
|
||||
functions, and any output files from any of the foregoing
|
||||
(including device programming or simulation files), and any
|
||||
associated documentation or information are expressly subject
|
||||
to the terms and conditions of the Altera Program License
|
||||
Subscription Agreement, Altera MegaCore Function License
|
||||
Agreement, or other applicable license agreement, including,
|
||||
without limitation, that your use is for the sole purpose of
|
||||
programming logic devices manufactured by Altera and sold by
|
||||
Altera or its authorized distributors. Please refer to the
|
||||
applicable agreement for further details.
|
||||
*/
|
||||
(header "graphic" (version "1.4"))
|
||||
(pin
|
||||
(input)
|
||||
(rect 32 192 208 208)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "in0" (rect 9 0 23 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 32 240 208 256)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "in1" (rect 9 0 23 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 32 288 208 304)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "in2" (rect 9 0 23 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 32 336 208 352)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "in3" (rect 9 0 23 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 32 32 208 48)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "sel[1..0]" (rect 9 0 49 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 568 256 744 272)
|
||||
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||
(text "out" (rect 90 0 105 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 52 4)(pt 78 4))
|
||||
(line (pt 52 12)(pt 78 12))
|
||||
(line (pt 52 12)(pt 52 4))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 82 8)(pt 78 12))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 264 88 296 136)
|
||||
(text "NOT" (rect 22 1 32 21)(font "Arial" (font_size 6))(vertical))
|
||||
(text "not1" (rect -1 3 11 24)(font "Arial" )(vertical))
|
||||
(port
|
||||
(pt 16 0)
|
||||
(input)
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN" (rect 13 2 25 13)(font "Courier New" (bold))(vertical)(invisible))
|
||||
(line (pt 16 0)(pt 16 13))
|
||||
)
|
||||
(port
|
||||
(pt 16 48)
|
||||
(output)
|
||||
(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 13 32 25 49)(font "Courier New" (bold))(vertical)(invisible))
|
||||
(line (pt 16 39)(pt 16 48))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 7 13)(pt 25 13))
|
||||
(line (pt 25 13)(pt 16 31))
|
||||
(line (pt 7 13)(pt 16 31))
|
||||
(circle (rect 12 31 20 39))
|
||||
)
|
||||
(rotate270)
|
||||
)
|
||||
(symbol
|
||||
(rect 312 88 344 136)
|
||||
(text "NOT" (rect 22 1 32 21)(font "Arial" (font_size 6))(vertical))
|
||||
(text "not0" (rect -1 3 11 24)(font "Arial" )(vertical))
|
||||
(port
|
||||
(pt 16 0)
|
||||
(input)
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN" (rect 13 2 25 13)(font "Courier New" (bold))(vertical)(invisible))
|
||||
(line (pt 16 0)(pt 16 13))
|
||||
)
|
||||
(port
|
||||
(pt 16 48)
|
||||
(output)
|
||||
(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 13 32 25 49)(font "Courier New" (bold))(vertical)(invisible))
|
||||
(line (pt 16 39)(pt 16 48))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 7 13)(pt 25 13))
|
||||
(line (pt 25 13)(pt 16 31))
|
||||
(line (pt 7 13)(pt 16 31))
|
||||
(circle (rect 12 31 20 39))
|
||||
)
|
||||
(rotate270)
|
||||
)
|
||||
(symbol
|
||||
(rect 376 168 440 216)
|
||||
(text "AND3" (rect 1 0 25 10)(font "Arial" (font_size 6)))
|
||||
(text "inst" (rect 3 37 20 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 16 16))
|
||||
)
|
||||
(port
|
||||
(pt 0 24)
|
||||
(input)
|
||||
(text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 24)(pt 16 24))
|
||||
)
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN3" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN3" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 16 32))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 43 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 16 12)(pt 31 12))
|
||||
(line (pt 16 37)(pt 31 37))
|
||||
(line (pt 16 12)(pt 16 37))
|
||||
(arc (pt 31 36)(pt 31 12)(rect 19 12 44 37))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 376 216 440 264)
|
||||
(text "AND3" (rect 1 0 25 10)(font "Arial" (font_size 6)))
|
||||
(text "inst1" (rect 3 37 26 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 16 16))
|
||||
)
|
||||
(port
|
||||
(pt 0 24)
|
||||
(input)
|
||||
(text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 24)(pt 16 24))
|
||||
)
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN3" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN3" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 16 32))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 43 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 16 12)(pt 31 12))
|
||||
(line (pt 16 37)(pt 31 37))
|
||||
(line (pt 16 12)(pt 16 37))
|
||||
(arc (pt 31 36)(pt 31 12)(rect 19 12 44 37))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 376 264 440 312)
|
||||
(text "AND3" (rect 1 0 25 10)(font "Arial" (font_size 6)))
|
||||
(text "inst2" (rect 3 37 26 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 16 16))
|
||||
)
|
||||
(port
|
||||
(pt 0 24)
|
||||
(input)
|
||||
(text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 24)(pt 16 24))
|
||||
)
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN3" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN3" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 16 32))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 43 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 16 12)(pt 31 12))
|
||||
(line (pt 16 37)(pt 31 37))
|
||||
(line (pt 16 12)(pt 16 37))
|
||||
(arc (pt 31 36)(pt 31 12)(rect 19 12 44 37))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 376 312 440 360)
|
||||
(text "AND3" (rect 1 0 25 10)(font "Arial" (font_size 6)))
|
||||
(text "inst3" (rect 3 37 26 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 16 16))
|
||||
)
|
||||
(port
|
||||
(pt 0 24)
|
||||
(input)
|
||||
(text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 24)(pt 16 24))
|
||||
)
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN3" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN3" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 16 32))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 43 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 16 12)(pt 31 12))
|
||||
(line (pt 16 37)(pt 31 37))
|
||||
(line (pt 16 12)(pt 16 37))
|
||||
(arc (pt 31 36)(pt 31 12)(rect 19 12 44 37))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 488 224 552 304)
|
||||
(text "OR4" (rect 1 0 19 10)(font "Arial" (font_size 6)))
|
||||
(text "inst4" (rect 3 69 26 81)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 13 16))
|
||||
)
|
||||
(port
|
||||
(pt 0 48)
|
||||
(input)
|
||||
(text "IN3" (rect 2 39 19 51)(font "Courier New" (bold))(invisible))
|
||||
(text "IN3" (rect 2 39 19 51)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 48)(pt 15 48))
|
||||
)
|
||||
(port
|
||||
(pt 0 64)
|
||||
(input)
|
||||
(text "IN4" (rect 2 55 19 67)(font "Courier New" (bold))(invisible))
|
||||
(text "IN4" (rect 2 55 19 67)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 64)(pt 13 64))
|
||||
)
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 15 32))
|
||||
)
|
||||
(port
|
||||
(pt 64 40)
|
||||
(output)
|
||||
(text "OUT" (rect 48 31 65 43)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 31 65 43)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 48 40)(pt 64 40))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 13 67)(pt 13 51))
|
||||
(line (pt 25 52)(pt 13 52))
|
||||
(line (pt 13 12)(pt 13 29))
|
||||
(line (pt 13 29)(pt 25 29))
|
||||
(arc (pt 7 45)(pt 7 35)(rect -14 24 19 57))
|
||||
(arc (pt 49 40)(pt 25 29)(rect -6 29 57 92))
|
||||
(arc (pt 25 51)(pt 49 40)(rect -6 -11 57 52))
|
||||
)
|
||||
)
|
||||
(connector
|
||||
(text "sel[0]" (rect 312 49 324 76)(font "Arial" )(vertical))
|
||||
(pt 328 88)
|
||||
(pt 328 40)
|
||||
)
|
||||
(connector
|
||||
(text "sel[1]" (rect 264 49 276 76)(font "Arial" )(vertical))
|
||||
(pt 280 88)
|
||||
(pt 280 40)
|
||||
)
|
||||
(connector
|
||||
(pt 328 40)
|
||||
(pt 352 40)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 304 40)
|
||||
(pt 328 40)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 376 184)
|
||||
(pt 328 184)
|
||||
)
|
||||
(connector
|
||||
(pt 376 192)
|
||||
(pt 280 192)
|
||||
)
|
||||
(connector
|
||||
(pt 472 192)
|
||||
(pt 472 240)
|
||||
)
|
||||
(connector
|
||||
(pt 472 240)
|
||||
(pt 488 240)
|
||||
)
|
||||
(connector
|
||||
(pt 440 192)
|
||||
(pt 472 192)
|
||||
)
|
||||
(connector
|
||||
(pt 488 288)
|
||||
(pt 472 288)
|
||||
)
|
||||
(connector
|
||||
(pt 472 288)
|
||||
(pt 472 336)
|
||||
)
|
||||
(connector
|
||||
(pt 472 336)
|
||||
(pt 440 336)
|
||||
)
|
||||
(connector
|
||||
(pt 488 256)
|
||||
(pt 456 256)
|
||||
)
|
||||
(connector
|
||||
(pt 456 256)
|
||||
(pt 456 240)
|
||||
)
|
||||
(connector
|
||||
(pt 488 272)
|
||||
(pt 456 272)
|
||||
)
|
||||
(connector
|
||||
(pt 456 272)
|
||||
(pt 456 288)
|
||||
)
|
||||
(connector
|
||||
(pt 456 240)
|
||||
(pt 440 240)
|
||||
)
|
||||
(connector
|
||||
(pt 456 288)
|
||||
(pt 440 288)
|
||||
)
|
||||
(connector
|
||||
(pt 552 264)
|
||||
(pt 568 264)
|
||||
)
|
||||
(connector
|
||||
(pt 376 232)
|
||||
(pt 352 232)
|
||||
)
|
||||
(connector
|
||||
(pt 376 240)
|
||||
(pt 280 240)
|
||||
)
|
||||
(connector
|
||||
(pt 280 136)
|
||||
(pt 280 192)
|
||||
)
|
||||
(connector
|
||||
(pt 280 192)
|
||||
(pt 280 240)
|
||||
)
|
||||
(connector
|
||||
(pt 376 280)
|
||||
(pt 328 280)
|
||||
)
|
||||
(connector
|
||||
(pt 328 136)
|
||||
(pt 328 184)
|
||||
)
|
||||
(connector
|
||||
(pt 328 184)
|
||||
(pt 328 280)
|
||||
)
|
||||
(connector
|
||||
(pt 376 288)
|
||||
(pt 304 288)
|
||||
)
|
||||
(connector
|
||||
(pt 376 328)
|
||||
(pt 352 328)
|
||||
)
|
||||
(connector
|
||||
(text "sel[0]" (rect 336 48 348 75)(font "Arial" )(vertical))
|
||||
(pt 352 40)
|
||||
(pt 352 232)
|
||||
)
|
||||
(connector
|
||||
(pt 352 232)
|
||||
(pt 352 328)
|
||||
)
|
||||
(connector
|
||||
(pt 376 336)
|
||||
(pt 304 336)
|
||||
)
|
||||
(connector
|
||||
(text "sel[1]" (rect 288 49 300 76)(font "Arial" )(vertical))
|
||||
(pt 304 40)
|
||||
(pt 304 288)
|
||||
)
|
||||
(connector
|
||||
(pt 304 288)
|
||||
(pt 304 336)
|
||||
)
|
||||
(connector
|
||||
(pt 280 40)
|
||||
(pt 304 40)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 208 40)
|
||||
(pt 280 40)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 208 200)
|
||||
(pt 376 200)
|
||||
)
|
||||
(connector
|
||||
(pt 208 248)
|
||||
(pt 376 248)
|
||||
)
|
||||
(connector
|
||||
(pt 208 296)
|
||||
(pt 376 296)
|
||||
)
|
||||
(connector
|
||||
(pt 208 344)
|
||||
(pt 376 344)
|
||||
)
|
||||
(junction (pt 328 40))
|
||||
(junction (pt 304 40))
|
||||
(junction (pt 280 40))
|
||||
(junction (pt 280 192))
|
||||
(junction (pt 328 184))
|
||||
(junction (pt 352 232))
|
||||
(junction (pt 304 288))
|
||||
(title_block
|
||||
(rect 32 392 289 444)
|
||||
(name "title-custom-small")
|
||||
(section (rect 0 35 256 51)(text "DATE" (rect 2 0 30 12)(font "Arial" ))(text "June 21, 2014" (rect 56 3 136 17)(font "Arial" (font_size 8)))(border))
|
||||
(section (rect 0 18 256 34)(text "DESIGNER" (rect 2 0 59 12)(font "Arial" ))(text "Goran Devic" (rect 56 2 135 17)(font "Arial" (font_size 9)))(border))
|
||||
(section (rect 104 0 256 17)(text "MODULE" (rect 2 1 48 13)(font "Arial" ))(text "alu_mux_4" (rect 43 2 117 17)(font "Arial" (font_size 9)(bold)))(border))
|
||||
(section (rect 0 0 256 17)(text "PROJECT" (rect 2 0 52 12)(font "Arial" ))(text "A-Z80" (rect 56 2 94 17)(font "Arial" (font_size 9)(bold)))(border))
|
||||
(section (rect 192 35 256 51)(text "REV" (rect 2 1 25 13)(font "Arial" ))(text "1.0" (rect 43 3 60 17)(font "Arial" (font_size 8)))(border))
|
||||
(drawing
|
||||
)
|
||||
)
|
||||
@@ -0,0 +1,71 @@
|
||||
/*
|
||||
WARNING: Do NOT edit the input and output ports in this file in a text
|
||||
editor if you plan to continue editing the block that represents it in
|
||||
the Block Editor! File corruption is VERY likely to occur.
|
||||
*/
|
||||
/*
|
||||
Copyright (C) 1991-2013 Altera Corporation
|
||||
Your use of Altera Corporation's design tools, logic functions
|
||||
and other software and tools, and its AMPP partner logic
|
||||
functions, and any output files from any of the foregoing
|
||||
(including device programming or simulation files), and any
|
||||
associated documentation or information are expressly subject
|
||||
to the terms and conditions of the Altera Program License
|
||||
Subscription Agreement, Altera MegaCore Function License
|
||||
Agreement, or other applicable license agreement, including,
|
||||
without limitation, that your use is for the sole purpose of
|
||||
programming logic devices manufactured by Altera and sold by
|
||||
Altera or its authorized distributors. Please refer to the
|
||||
applicable agreement for further details.
|
||||
*/
|
||||
(header "symbol" (version "1.2"))
|
||||
(symbol
|
||||
(rect 16 16 128 144)
|
||||
(text "alu_mux_4" (rect 5 0 66 14)(font "Arial" (font_size 8)))
|
||||
(text "inst" (rect 8 112 25 124)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "sel[1..0]" (rect 0 0 44 14)(font "Arial" (font_size 8)))
|
||||
(text "sel[1..0]" (rect 21 27 65 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 32)(pt 16 32)(line_width 3))
|
||||
)
|
||||
(port
|
||||
(pt 0 48)
|
||||
(input)
|
||||
(text "in0" (rect 0 0 16 14)(font "Arial" (font_size 8)))
|
||||
(text "in0" (rect 21 43 37 57)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 48)(pt 16 48))
|
||||
)
|
||||
(port
|
||||
(pt 0 64)
|
||||
(input)
|
||||
(text "in1" (rect 0 0 16 14)(font "Arial" (font_size 8)))
|
||||
(text "in1" (rect 21 59 37 73)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 64)(pt 16 64))
|
||||
)
|
||||
(port
|
||||
(pt 0 80)
|
||||
(input)
|
||||
(text "in2" (rect 0 0 16 14)(font "Arial" (font_size 8)))
|
||||
(text "in2" (rect 21 75 37 89)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 80)(pt 16 80))
|
||||
)
|
||||
(port
|
||||
(pt 0 96)
|
||||
(input)
|
||||
(text "in3" (rect 0 0 16 14)(font "Arial" (font_size 8)))
|
||||
(text "in3" (rect 21 91 37 105)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 96)(pt 16 96))
|
||||
)
|
||||
(port
|
||||
(pt 112 32)
|
||||
(output)
|
||||
(text "out" (rect 0 0 17 14)(font "Arial" (font_size 8)))
|
||||
(text "out" (rect 74 27 91 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 112 32)(pt 96 32))
|
||||
)
|
||||
(drawing
|
||||
(rectangle (rect 16 16 96 112))
|
||||
)
|
||||
)
|
||||
@@ -0,0 +1,61 @@
|
||||
// Copyright (C) 1991-2013 Altera Corporation
|
||||
// Your use of Altera Corporation's design tools, logic functions
|
||||
// and other software and tools, and its AMPP partner logic
|
||||
// functions, and any output files from any of the foregoing
|
||||
// (including device programming or simulation files), and any
|
||||
// associated documentation or information are expressly subject
|
||||
// to the terms and conditions of the Altera Program License
|
||||
// Subscription Agreement, Altera MegaCore Function License
|
||||
// Agreement, or other applicable license agreement, including,
|
||||
// without limitation, that your use is for the sole purpose of
|
||||
// programming logic devices manufactured by Altera and sold by
|
||||
// Altera or its authorized distributors. Please refer to the
|
||||
// applicable agreement for further details.
|
||||
|
||||
// PROGRAM "Quartus II 64-Bit"
|
||||
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"
|
||||
// CREATED "Mon Oct 13 12:05:38 2014"
|
||||
|
||||
module alu_mux_4(
|
||||
in0,
|
||||
in1,
|
||||
in2,
|
||||
in3,
|
||||
sel,
|
||||
out
|
||||
);
|
||||
|
||||
|
||||
input wire in0;
|
||||
input wire in1;
|
||||
input wire in2;
|
||||
input wire in3;
|
||||
input wire [1:0] sel;
|
||||
output wire out;
|
||||
|
||||
wire SYNTHESIZED_WIRE_8;
|
||||
wire SYNTHESIZED_WIRE_9;
|
||||
wire SYNTHESIZED_WIRE_4;
|
||||
wire SYNTHESIZED_WIRE_5;
|
||||
wire SYNTHESIZED_WIRE_6;
|
||||
wire SYNTHESIZED_WIRE_7;
|
||||
|
||||
|
||||
|
||||
|
||||
assign SYNTHESIZED_WIRE_4 = SYNTHESIZED_WIRE_8 & SYNTHESIZED_WIRE_9 & in0;
|
||||
|
||||
assign SYNTHESIZED_WIRE_7 = sel[0] & SYNTHESIZED_WIRE_9 & in1;
|
||||
|
||||
assign SYNTHESIZED_WIRE_5 = SYNTHESIZED_WIRE_8 & sel[1] & in2;
|
||||
|
||||
assign SYNTHESIZED_WIRE_6 = sel[0] & sel[1] & in3;
|
||||
|
||||
assign out = SYNTHESIZED_WIRE_4 | SYNTHESIZED_WIRE_5 | SYNTHESIZED_WIRE_6 | SYNTHESIZED_WIRE_7;
|
||||
|
||||
assign SYNTHESIZED_WIRE_8 = ~sel[0];
|
||||
|
||||
assign SYNTHESIZED_WIRE_9 = ~sel[1];
|
||||
|
||||
|
||||
endmodule
|
||||
File diff suppressed because it is too large
Load Diff
@@ -0,0 +1,99 @@
|
||||
/*
|
||||
WARNING: Do NOT edit the input and output ports in this file in a text
|
||||
editor if you plan to continue editing the block that represents it in
|
||||
the Block Editor! File corruption is VERY likely to occur.
|
||||
*/
|
||||
/*
|
||||
Copyright (C) 1991-2013 Altera Corporation
|
||||
Your use of Altera Corporation's design tools, logic functions
|
||||
and other software and tools, and its AMPP partner logic
|
||||
functions, and any output files from any of the foregoing
|
||||
(including device programming or simulation files), and any
|
||||
associated documentation or information are expressly subject
|
||||
to the terms and conditions of the Altera Program License
|
||||
Subscription Agreement, Altera MegaCore Function License
|
||||
Agreement, or other applicable license agreement, including,
|
||||
without limitation, that your use is for the sole purpose of
|
||||
programming logic devices manufactured by Altera and sold by
|
||||
Altera or its authorized distributors. Please refer to the
|
||||
applicable agreement for further details.
|
||||
*/
|
||||
(header "symbol" (version "1.2"))
|
||||
(symbol
|
||||
(rect 16 16 128 208)
|
||||
(text "alu_mux_8" (rect 5 0 66 14)(font "Arial" (font_size 8)))
|
||||
(text "inst" (rect 8 176 25 188)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "sel[2..0]" (rect 0 0 44 14)(font "Arial" (font_size 8)))
|
||||
(text "sel[2..0]" (rect 21 27 65 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 32)(pt 16 32)(line_width 3))
|
||||
)
|
||||
(port
|
||||
(pt 0 48)
|
||||
(input)
|
||||
(text "in0" (rect 0 0 16 14)(font "Arial" (font_size 8)))
|
||||
(text "in0" (rect 21 43 37 57)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 48)(pt 16 48))
|
||||
)
|
||||
(port
|
||||
(pt 0 64)
|
||||
(input)
|
||||
(text "in1" (rect 0 0 16 14)(font "Arial" (font_size 8)))
|
||||
(text "in1" (rect 21 59 37 73)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 64)(pt 16 64))
|
||||
)
|
||||
(port
|
||||
(pt 0 80)
|
||||
(input)
|
||||
(text "in2" (rect 0 0 16 14)(font "Arial" (font_size 8)))
|
||||
(text "in2" (rect 21 75 37 89)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 80)(pt 16 80))
|
||||
)
|
||||
(port
|
||||
(pt 0 96)
|
||||
(input)
|
||||
(text "in3" (rect 0 0 16 14)(font "Arial" (font_size 8)))
|
||||
(text "in3" (rect 21 91 37 105)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 96)(pt 16 96))
|
||||
)
|
||||
(port
|
||||
(pt 0 112)
|
||||
(input)
|
||||
(text "in4" (rect 0 0 16 14)(font "Arial" (font_size 8)))
|
||||
(text "in4" (rect 21 107 37 121)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 112)(pt 16 112))
|
||||
)
|
||||
(port
|
||||
(pt 0 128)
|
||||
(input)
|
||||
(text "in5" (rect 0 0 16 14)(font "Arial" (font_size 8)))
|
||||
(text "in5" (rect 21 123 37 137)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 128)(pt 16 128))
|
||||
)
|
||||
(port
|
||||
(pt 0 144)
|
||||
(input)
|
||||
(text "in6" (rect 0 0 16 14)(font "Arial" (font_size 8)))
|
||||
(text "in6" (rect 21 139 37 153)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 144)(pt 16 144))
|
||||
)
|
||||
(port
|
||||
(pt 0 160)
|
||||
(input)
|
||||
(text "in7" (rect 0 0 16 14)(font "Arial" (font_size 8)))
|
||||
(text "in7" (rect 21 155 37 169)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 160)(pt 16 160))
|
||||
)
|
||||
(port
|
||||
(pt 112 32)
|
||||
(output)
|
||||
(text "out" (rect 0 0 17 14)(font "Arial" (font_size 8)))
|
||||
(text "out" (rect 74 27 91 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 112 32)(pt 96 32))
|
||||
)
|
||||
(drawing
|
||||
(rectangle (rect 16 16 96 176))
|
||||
)
|
||||
)
|
||||
@@ -0,0 +1,84 @@
|
||||
// Copyright (C) 1991-2013 Altera Corporation
|
||||
// Your use of Altera Corporation's design tools, logic functions
|
||||
// and other software and tools, and its AMPP partner logic
|
||||
// functions, and any output files from any of the foregoing
|
||||
// (including device programming or simulation files), and any
|
||||
// associated documentation or information are expressly subject
|
||||
// to the terms and conditions of the Altera Program License
|
||||
// Subscription Agreement, Altera MegaCore Function License
|
||||
// Agreement, or other applicable license agreement, including,
|
||||
// without limitation, that your use is for the sole purpose of
|
||||
// programming logic devices manufactured by Altera and sold by
|
||||
// Altera or its authorized distributors. Please refer to the
|
||||
// applicable agreement for further details.
|
||||
|
||||
// PROGRAM "Quartus II 64-Bit"
|
||||
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"
|
||||
// CREATED "Mon Oct 13 12:04:13 2014"
|
||||
|
||||
module alu_mux_8(
|
||||
in0,
|
||||
in1,
|
||||
in2,
|
||||
in3,
|
||||
in4,
|
||||
in5,
|
||||
in6,
|
||||
in7,
|
||||
sel,
|
||||
out
|
||||
);
|
||||
|
||||
|
||||
input wire in0;
|
||||
input wire in1;
|
||||
input wire in2;
|
||||
input wire in3;
|
||||
input wire in4;
|
||||
input wire in5;
|
||||
input wire in6;
|
||||
input wire in7;
|
||||
input wire [2:0] sel;
|
||||
output wire out;
|
||||
|
||||
wire SYNTHESIZED_WIRE_20;
|
||||
wire SYNTHESIZED_WIRE_21;
|
||||
wire SYNTHESIZED_WIRE_22;
|
||||
wire SYNTHESIZED_WIRE_12;
|
||||
wire SYNTHESIZED_WIRE_13;
|
||||
wire SYNTHESIZED_WIRE_14;
|
||||
wire SYNTHESIZED_WIRE_15;
|
||||
wire SYNTHESIZED_WIRE_16;
|
||||
wire SYNTHESIZED_WIRE_17;
|
||||
wire SYNTHESIZED_WIRE_18;
|
||||
wire SYNTHESIZED_WIRE_19;
|
||||
|
||||
|
||||
|
||||
|
||||
assign SYNTHESIZED_WIRE_12 = SYNTHESIZED_WIRE_20 & SYNTHESIZED_WIRE_21 & SYNTHESIZED_WIRE_22 & in0;
|
||||
|
||||
assign SYNTHESIZED_WIRE_14 = sel[0] & SYNTHESIZED_WIRE_21 & SYNTHESIZED_WIRE_22 & in1;
|
||||
|
||||
assign SYNTHESIZED_WIRE_13 = SYNTHESIZED_WIRE_20 & sel[1] & SYNTHESIZED_WIRE_22 & in2;
|
||||
|
||||
assign SYNTHESIZED_WIRE_15 = sel[0] & sel[1] & SYNTHESIZED_WIRE_22 & in3;
|
||||
|
||||
assign SYNTHESIZED_WIRE_17 = SYNTHESIZED_WIRE_20 & SYNTHESIZED_WIRE_21 & sel[2] & in4;
|
||||
|
||||
assign SYNTHESIZED_WIRE_16 = sel[0] & SYNTHESIZED_WIRE_21 & sel[2] & in5;
|
||||
|
||||
assign SYNTHESIZED_WIRE_18 = SYNTHESIZED_WIRE_20 & sel[1] & sel[2] & in6;
|
||||
|
||||
assign SYNTHESIZED_WIRE_19 = sel[0] & sel[1] & sel[2] & in7;
|
||||
|
||||
assign out = SYNTHESIZED_WIRE_12 | SYNTHESIZED_WIRE_13 | SYNTHESIZED_WIRE_14 | SYNTHESIZED_WIRE_15 | SYNTHESIZED_WIRE_16 | SYNTHESIZED_WIRE_17 | SYNTHESIZED_WIRE_18 | SYNTHESIZED_WIRE_19;
|
||||
|
||||
assign SYNTHESIZED_WIRE_20 = ~sel[0];
|
||||
|
||||
assign SYNTHESIZED_WIRE_21 = ~sel[1];
|
||||
|
||||
assign SYNTHESIZED_WIRE_22 = ~sel[2];
|
||||
|
||||
|
||||
endmodule
|
||||
@@ -0,0 +1,624 @@
|
||||
/*
|
||||
WARNING: Do NOT edit the input and output ports in this file in a text
|
||||
editor if you plan to continue editing the block that represents it in
|
||||
the Block Editor! File corruption is VERY likely to occur.
|
||||
*/
|
||||
/*
|
||||
Copyright (C) 1991-2013 Altera Corporation
|
||||
Your use of Altera Corporation's design tools, logic functions
|
||||
and other software and tools, and its AMPP partner logic
|
||||
functions, and any output files from any of the foregoing
|
||||
(including device programming or simulation files), and any
|
||||
associated documentation or information are expressly subject
|
||||
to the terms and conditions of the Altera Program License
|
||||
Subscription Agreement, Altera MegaCore Function License
|
||||
Agreement, or other applicable license agreement, including,
|
||||
without limitation, that your use is for the sole purpose of
|
||||
programming logic devices manufactured by Altera and sold by
|
||||
Altera or its authorized distributors. Please refer to the
|
||||
applicable agreement for further details.
|
||||
*/
|
||||
(header "graphic" (version "1.4"))
|
||||
(pin
|
||||
(input)
|
||||
(rect 24 48 200 64)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "low[3..0]" (rect 9 0 50 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 24 192 200 208)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "high[3..0]" (rect 9 0 55 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 552 80 728 96)
|
||||
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||
(text "low_gt_9" (rect 90 0 132 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 52 4)(pt 78 4))
|
||||
(line (pt 52 12)(pt 78 12))
|
||||
(line (pt 52 12)(pt 52 4))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 82 8)(pt 78 12))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
)
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 552 304 728 320)
|
||||
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||
(text "high_eq_9" (rect 90 0 139 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 52 4)(pt 78 4))
|
||||
(line (pt 52 12)(pt 78 12))
|
||||
(line (pt 52 12)(pt 52 4))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 82 8)(pt 78 12))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
)
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 552 224 728 240)
|
||||
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||
(text "high_gt_9" (rect 90 0 137 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 52 4)(pt 78 4))
|
||||
(line (pt 52 12)(pt 78 12))
|
||||
(line (pt 52 12)(pt 52 4))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 82 8)(pt 78 12))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 384 88 448 136)
|
||||
(text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6)))
|
||||
(text "inst3" (rect 3 37 26 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 14 16))
|
||||
)
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 14 32))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 62 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 42 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 14 12)(pt 30 12))
|
||||
(line (pt 14 37)(pt 31 37))
|
||||
(line (pt 14 12)(pt 14 37))
|
||||
(arc (pt 31 37)(pt 30 12)(rect 18 12 43 37))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 464 64 528 112)
|
||||
(text "OR2" (rect 1 0 19 10)(font "Arial" (font_size 6)))
|
||||
(text "inst4" (rect 3 37 26 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 15 32))
|
||||
)
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 15 16))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 62 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 48 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 14 36)(pt 25 36))
|
||||
(line (pt 14 13)(pt 25 13))
|
||||
(arc (pt 7 29)(pt 7 19)(rect -14 8 19 41))
|
||||
(arc (pt 49 24)(pt 25 13)(rect -6 13 57 76))
|
||||
(arc (pt 25 35)(pt 49 24)(rect -6 -27 57 36))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 384 40 448 88)
|
||||
(text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6)))
|
||||
(text "inst1" (rect 3 37 26 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 14 16))
|
||||
)
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 14 32))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 62 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 42 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 14 12)(pt 30 12))
|
||||
(line (pt 14 37)(pt 31 37))
|
||||
(line (pt 14 12)(pt 14 37))
|
||||
(arc (pt 31 37)(pt 30 12)(rect 18 12 43 37))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 384 232 448 280)
|
||||
(text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6)))
|
||||
(text "inst5" (rect 3 37 26 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 14 16))
|
||||
)
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 14 32))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 62 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 42 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 14 12)(pt 30 12))
|
||||
(line (pt 14 37)(pt 31 37))
|
||||
(line (pt 14 12)(pt 14 37))
|
||||
(arc (pt 31 37)(pt 30 12)(rect 18 12 43 37))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 464 208 528 256)
|
||||
(text "OR2" (rect 1 0 19 10)(font "Arial" (font_size 6)))
|
||||
(text "inst6" (rect 3 37 26 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 15 32))
|
||||
)
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 15 16))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 62 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 48 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 14 36)(pt 25 36))
|
||||
(line (pt 14 13)(pt 25 13))
|
||||
(arc (pt 7 29)(pt 7 19)(rect -14 8 19 41))
|
||||
(arc (pt 49 24)(pt 25 13)(rect -6 13 57 76))
|
||||
(arc (pt 25 35)(pt 49 24)(rect -6 -27 57 36))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 384 184 448 232)
|
||||
(text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6)))
|
||||
(text "inst2" (rect 3 37 26 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 14 16))
|
||||
)
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 14 32))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 62 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 42 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 14 12)(pt 30 12))
|
||||
(line (pt 14 37)(pt 31 37))
|
||||
(line (pt 14 12)(pt 14 37))
|
||||
(arc (pt 31 37)(pt 30 12)(rect 18 12 43 37))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 384 304 432 336)
|
||||
(text "NOT" (rect 1 0 21 10)(font "Arial" (font_size 6)))
|
||||
(text "inst" (rect 3 21 20 33)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 13 16))
|
||||
)
|
||||
(port
|
||||
(pt 48 16)
|
||||
(output)
|
||||
(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 32 7 46 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 39 16)(pt 48 16))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 13 25)(pt 13 7))
|
||||
(line (pt 13 7)(pt 31 16))
|
||||
(line (pt 13 25)(pt 31 16))
|
||||
(circle (rect 31 12 39 20))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 384 336 432 368)
|
||||
(text "NOT" (rect 1 0 21 10)(font "Arial" (font_size 6)))
|
||||
(text "inst7" (rect 3 21 26 33)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 13 16))
|
||||
)
|
||||
(port
|
||||
(pt 48 16)
|
||||
(output)
|
||||
(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 32 7 46 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 39 16)(pt 48 16))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 13 25)(pt 13 7))
|
||||
(line (pt 13 7)(pt 31 16))
|
||||
(line (pt 13 25)(pt 31 16))
|
||||
(circle (rect 31 12 39 20))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 464 272 528 352)
|
||||
(text "AND4" (rect 1 0 25 10)(font "Arial" (font_size 6)))
|
||||
(text "inst8" (rect 3 69 26 81)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 18 16))
|
||||
)
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 18 32))
|
||||
)
|
||||
(port
|
||||
(pt 0 48)
|
||||
(input)
|
||||
(text "IN3" (rect 2 39 19 51)(font "Courier New" (bold))(invisible))
|
||||
(text "IN3" (rect 2 39 19 51)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 48)(pt 18 48))
|
||||
)
|
||||
(port
|
||||
(pt 0 64)
|
||||
(input)
|
||||
(text "IN4" (rect 2 55 19 67)(font "Courier New" (bold))(invisible))
|
||||
(text "IN4" (rect 2 55 19 67)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 64)(pt 18 64))
|
||||
)
|
||||
(port
|
||||
(pt 64 40)
|
||||
(output)
|
||||
(text "OUT" (rect 48 31 65 43)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 31 62 43)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 46 40)(pt 64 40))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 18 28)(pt 34 28))
|
||||
(line (pt 18 52)(pt 18 28))
|
||||
(line (pt 18 67)(pt 18 13))
|
||||
(line (pt 34 53)(pt 18 53))
|
||||
(arc (pt 34 52)(pt 34 28)(rect 22 28 47 53))
|
||||
)
|
||||
)
|
||||
(connector
|
||||
(pt 448 64)
|
||||
(pt 456 64)
|
||||
)
|
||||
(connector
|
||||
(pt 456 64)
|
||||
(pt 456 80)
|
||||
)
|
||||
(connector
|
||||
(pt 456 80)
|
||||
(pt 464 80)
|
||||
)
|
||||
(connector
|
||||
(pt 448 112)
|
||||
(pt 456 112)
|
||||
)
|
||||
(connector
|
||||
(pt 456 112)
|
||||
(pt 456 96)
|
||||
)
|
||||
(connector
|
||||
(pt 456 96)
|
||||
(pt 464 96)
|
||||
)
|
||||
(connector
|
||||
(text "low[2]" (rect 233 56 261 68)(font "Arial" ))
|
||||
(pt 224 72)
|
||||
(pt 384 72)
|
||||
)
|
||||
(connector
|
||||
(pt 384 104)
|
||||
(pt 360 104)
|
||||
)
|
||||
(connector
|
||||
(pt 360 104)
|
||||
(pt 360 56)
|
||||
)
|
||||
(connector
|
||||
(text "low[1]" (rect 233 104 261 116)(font "Arial" ))
|
||||
(pt 384 120)
|
||||
(pt 224 120)
|
||||
)
|
||||
(connector
|
||||
(pt 448 208)
|
||||
(pt 456 208)
|
||||
)
|
||||
(connector
|
||||
(pt 456 208)
|
||||
(pt 456 224)
|
||||
)
|
||||
(connector
|
||||
(pt 456 224)
|
||||
(pt 464 224)
|
||||
)
|
||||
(connector
|
||||
(pt 448 256)
|
||||
(pt 456 256)
|
||||
)
|
||||
(connector
|
||||
(pt 456 256)
|
||||
(pt 456 240)
|
||||
)
|
||||
(connector
|
||||
(pt 456 240)
|
||||
(pt 464 240)
|
||||
)
|
||||
(connector
|
||||
(pt 384 248)
|
||||
(pt 360 248)
|
||||
)
|
||||
(connector
|
||||
(text "high[0]" (rect 231 288 264 300)(font "Arial" ))
|
||||
(pt 464 304)
|
||||
(pt 224 304)
|
||||
)
|
||||
(connector
|
||||
(pt 464 288)
|
||||
(pt 360 288)
|
||||
)
|
||||
(connector
|
||||
(pt 336 320)
|
||||
(pt 384 320)
|
||||
)
|
||||
(connector
|
||||
(pt 336 216)
|
||||
(pt 336 320)
|
||||
)
|
||||
(connector
|
||||
(pt 312 352)
|
||||
(pt 384 352)
|
||||
)
|
||||
(connector
|
||||
(pt 312 264)
|
||||
(pt 312 352)
|
||||
)
|
||||
(connector
|
||||
(pt 448 352)
|
||||
(pt 448 336)
|
||||
)
|
||||
(connector
|
||||
(pt 448 336)
|
||||
(pt 464 336)
|
||||
)
|
||||
(connector
|
||||
(pt 224 56)
|
||||
(pt 224 72)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 224 72)
|
||||
(pt 224 120)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(text "low[3]" (rect 233 40 261 52)(font "Arial" ))
|
||||
(pt 224 56)
|
||||
(pt 360 56)
|
||||
)
|
||||
(connector
|
||||
(pt 360 56)
|
||||
(pt 384 56)
|
||||
)
|
||||
(connector
|
||||
(text "high[3]" (rect 233 184 266 196)(font "Arial" ))
|
||||
(pt 224 200)
|
||||
(pt 360 200)
|
||||
)
|
||||
(connector
|
||||
(pt 360 200)
|
||||
(pt 384 200)
|
||||
)
|
||||
(connector
|
||||
(pt 360 200)
|
||||
(pt 360 248)
|
||||
)
|
||||
(connector
|
||||
(pt 360 248)
|
||||
(pt 360 288)
|
||||
)
|
||||
(connector
|
||||
(text "high[2]" (rect 233 200 266 212)(font "Arial" ))
|
||||
(pt 224 216)
|
||||
(pt 336 216)
|
||||
)
|
||||
(connector
|
||||
(pt 336 216)
|
||||
(pt 384 216)
|
||||
)
|
||||
(connector
|
||||
(pt 224 200)
|
||||
(pt 224 216)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 224 216)
|
||||
(pt 224 264)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 224 264)
|
||||
(pt 224 304)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(text "high[1]" (rect 233 248 266 260)(font "Arial" ))
|
||||
(pt 224 264)
|
||||
(pt 312 264)
|
||||
)
|
||||
(connector
|
||||
(pt 312 264)
|
||||
(pt 384 264)
|
||||
)
|
||||
(connector
|
||||
(pt 528 88)
|
||||
(pt 552 88)
|
||||
)
|
||||
(connector
|
||||
(pt 528 232)
|
||||
(pt 552 232)
|
||||
)
|
||||
(connector
|
||||
(pt 432 320)
|
||||
(pt 464 320)
|
||||
)
|
||||
(connector
|
||||
(pt 432 352)
|
||||
(pt 448 352)
|
||||
)
|
||||
(connector
|
||||
(pt 528 312)
|
||||
(pt 552 312)
|
||||
)
|
||||
(connector
|
||||
(pt 200 56)
|
||||
(pt 224 56)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 224 200)
|
||||
(pt 200 200)
|
||||
(bus)
|
||||
)
|
||||
(junction (pt 224 72))
|
||||
(junction (pt 360 56))
|
||||
(junction (pt 224 56))
|
||||
(junction (pt 360 248))
|
||||
(junction (pt 360 200))
|
||||
(junction (pt 336 216))
|
||||
(junction (pt 224 200))
|
||||
(junction (pt 224 216))
|
||||
(junction (pt 312 264))
|
||||
(junction (pt 224 264))
|
||||
(text "A" (rect 272 40 281 54)(font "Arial" (font_size 8)))
|
||||
(text "B" (rect 272 56 280 70)(font "Arial" (font_size 8)))
|
||||
(text "C" (rect 272 104 280 118)(font "Arial" (font_size 8)))
|
||||
(text "A" (rect 272 184 281 198)(font "Arial" (font_size 8)))
|
||||
(text "B" (rect 272 200 280 214)(font "Arial" (font_size 8)))
|
||||
(text "C" (rect 272 248 280 262)(font "Arial" (font_size 8)))
|
||||
(text "D" (rect 272 288 280 302)(font "Arial" (font_size 8)))
|
||||
(text "n>9 : A * B + A * C" (rect 560 152 668 166)(font "Arial" (font_size 8)))
|
||||
(text "n==9 : A * /B * /C * D" (rect 560 280 682 294)(font "Arial" (font_size 8)))
|
||||
(title_block
|
||||
(rect 32 400 289 452)
|
||||
(name "title-custom-small")
|
||||
(section (rect 0 35 256 51)(text "DATE" (rect 2 0 30 12)(font "Arial" ))(text "May 18, 2014" (rect 56 3 132 17)(font "Arial" (font_size 8)))(border))
|
||||
(section (rect 0 18 256 34)(text "DESIGNER" (rect 2 0 59 12)(font "Arial" ))(text "Goran Devic" (rect 56 2 135 17)(font "Arial" (font_size 9)))(border))
|
||||
(section (rect 104 0 256 17)(text "MODULE" (rect 2 1 48 13)(font "Arial" ))(text "alu_prep_daa" (rect 43 2 135 17)(font "Arial" (font_size 9)(bold)))(border))
|
||||
(section (rect 0 0 256 17)(text "PROJECT" (rect 2 0 52 12)(font "Arial" ))(text "A-Z80" (rect 56 2 94 17)(font "Arial" (font_size 9)(bold)))(border))
|
||||
(section (rect 192 35 256 51)(text "REV" (rect 2 1 25 13)(font "Arial" ))(text "1.0" (rect 43 3 60 17)(font "Arial" (font_size 8)))(border))
|
||||
(drawing
|
||||
)
|
||||
)
|
||||
@@ -0,0 +1,64 @@
|
||||
/*
|
||||
WARNING: Do NOT edit the input and output ports in this file in a text
|
||||
editor if you plan to continue editing the block that represents it in
|
||||
the Block Editor! File corruption is VERY likely to occur.
|
||||
*/
|
||||
/*
|
||||
Copyright (C) 1991-2013 Altera Corporation
|
||||
Your use of Altera Corporation's design tools, logic functions
|
||||
and other software and tools, and its AMPP partner logic
|
||||
functions, and any output files from any of the foregoing
|
||||
(including device programming or simulation files), and any
|
||||
associated documentation or information are expressly subject
|
||||
to the terms and conditions of the Altera Program License
|
||||
Subscription Agreement, Altera MegaCore Function License
|
||||
Agreement, or other applicable license agreement, including,
|
||||
without limitation, that your use is for the sole purpose of
|
||||
programming logic devices manufactured by Altera and sold by
|
||||
Altera or its authorized distributors. Please refer to the
|
||||
applicable agreement for further details.
|
||||
*/
|
||||
(header "symbol" (version "1.2"))
|
||||
(symbol
|
||||
(rect 16 16 184 112)
|
||||
(text "alu_prep_daa" (rect 5 0 82 14)(font "Arial" (font_size 8)))
|
||||
(text "inst" (rect 8 80 25 92)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "low[3..0]" (rect 0 0 49 14)(font "Arial" (font_size 8)))
|
||||
(text "low[3..0]" (rect 21 27 70 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 32)(pt 16 32)(line_width 3))
|
||||
)
|
||||
(port
|
||||
(pt 0 48)
|
||||
(input)
|
||||
(text "high[3..0]" (rect 0 0 51 14)(font "Arial" (font_size 8)))
|
||||
(text "high[3..0]" (rect 21 43 72 57)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 48)(pt 16 48)(line_width 3))
|
||||
)
|
||||
(port
|
||||
(pt 168 32)
|
||||
(output)
|
||||
(text "low_gt_9" (rect 0 0 53 14)(font "Arial" (font_size 8)))
|
||||
(text "low_gt_9" (rect 94 27 147 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 168 32)(pt 152 32))
|
||||
)
|
||||
(port
|
||||
(pt 168 48)
|
||||
(output)
|
||||
(text "high_gt_9" (rect 0 0 55 14)(font "Arial" (font_size 8)))
|
||||
(text "high_gt_9" (rect 92 43 147 57)(font "Arial" (font_size 8)))
|
||||
(line (pt 168 48)(pt 152 48))
|
||||
)
|
||||
(port
|
||||
(pt 168 64)
|
||||
(output)
|
||||
(text "high_eq_9" (rect 0 0 59 14)(font "Arial" (font_size 8)))
|
||||
(text "high_eq_9" (rect 88 59 147 73)(font "Arial" (font_size 8)))
|
||||
(line (pt 168 64)(pt 152 64))
|
||||
)
|
||||
(drawing
|
||||
(rectangle (rect 16 16 152 80))
|
||||
)
|
||||
)
|
||||
@@ -0,0 +1,63 @@
|
||||
// Copyright (C) 1991-2013 Altera Corporation
|
||||
// Your use of Altera Corporation's design tools, logic functions
|
||||
// and other software and tools, and its AMPP partner logic
|
||||
// functions, and any output files from any of the foregoing
|
||||
// (including device programming or simulation files), and any
|
||||
// associated documentation or information are expressly subject
|
||||
// to the terms and conditions of the Altera Program License
|
||||
// Subscription Agreement, Altera MegaCore Function License
|
||||
// Agreement, or other applicable license agreement, including,
|
||||
// without limitation, that your use is for the sole purpose of
|
||||
// programming logic devices manufactured by Altera and sold by
|
||||
// Altera or its authorized distributors. Please refer to the
|
||||
// applicable agreement for further details.
|
||||
|
||||
// PROGRAM "Quartus II 64-Bit"
|
||||
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"
|
||||
// CREATED "Mon Oct 13 12:01:36 2014"
|
||||
|
||||
module alu_prep_daa(
|
||||
high,
|
||||
low,
|
||||
low_gt_9,
|
||||
high_eq_9,
|
||||
high_gt_9
|
||||
);
|
||||
|
||||
|
||||
input wire [3:0] high;
|
||||
input wire [3:0] low;
|
||||
output wire low_gt_9;
|
||||
output wire high_eq_9;
|
||||
output wire high_gt_9;
|
||||
|
||||
wire SYNTHESIZED_WIRE_0;
|
||||
wire SYNTHESIZED_WIRE_1;
|
||||
wire SYNTHESIZED_WIRE_2;
|
||||
wire SYNTHESIZED_WIRE_3;
|
||||
wire SYNTHESIZED_WIRE_4;
|
||||
wire SYNTHESIZED_WIRE_5;
|
||||
|
||||
|
||||
|
||||
|
||||
assign SYNTHESIZED_WIRE_4 = ~high[2];
|
||||
|
||||
assign SYNTHESIZED_WIRE_1 = low[3] & low[2];
|
||||
|
||||
assign SYNTHESIZED_WIRE_3 = high[3] & high[2];
|
||||
|
||||
assign SYNTHESIZED_WIRE_0 = low[3] & low[1];
|
||||
|
||||
assign low_gt_9 = SYNTHESIZED_WIRE_0 | SYNTHESIZED_WIRE_1;
|
||||
|
||||
assign SYNTHESIZED_WIRE_2 = high[3] & high[1];
|
||||
|
||||
assign high_gt_9 = SYNTHESIZED_WIRE_2 | SYNTHESIZED_WIRE_3;
|
||||
|
||||
assign SYNTHESIZED_WIRE_5 = ~high[1];
|
||||
|
||||
assign high_eq_9 = high[3] & high[0] & SYNTHESIZED_WIRE_4 & SYNTHESIZED_WIRE_5;
|
||||
|
||||
|
||||
endmodule
|
||||
@@ -0,0 +1,653 @@
|
||||
/*
|
||||
WARNING: Do NOT edit the input and output ports in this file in a text
|
||||
editor if you plan to continue editing the block that represents it in
|
||||
the Block Editor! File corruption is VERY likely to occur.
|
||||
*/
|
||||
/*
|
||||
Copyright (C) 1991-2013 Altera Corporation
|
||||
Your use of Altera Corporation's design tools, logic functions
|
||||
and other software and tools, and its AMPP partner logic
|
||||
functions, and any output files from any of the foregoing
|
||||
(including device programming or simulation files), and any
|
||||
associated documentation or information are expressly subject
|
||||
to the terms and conditions of the Altera Program License
|
||||
Subscription Agreement, Altera MegaCore Function License
|
||||
Agreement, or other applicable license agreement, including,
|
||||
without limitation, that your use is for the sole purpose of
|
||||
programming logic devices manufactured by Altera and sold by
|
||||
Altera or its authorized distributors. Please refer to the
|
||||
applicable agreement for further details.
|
||||
*/
|
||||
(header "graphic" (version "1.4"))
|
||||
(pin
|
||||
(input)
|
||||
(rect 40 40 216 56)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "ctl_alu_oe" (rect 9 0 58 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 40 80 216 96)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "ctl_alu_shift_oe" (rect 9 0 86 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 40 104 216 120)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "ctl_alu_op2_oe" (rect 9 0 82 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 40 128 216 144)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "ctl_alu_res_oe" (rect 9 0 79 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 40 152 216 168)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "ctl_alu_op1_oe" (rect 9 0 82 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 40 176 216 192)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "ctl_alu_bs_oe" (rect 9 0 76 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 40 232 216 248)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "ctl_alu_op1_sel_bus" (rect 9 0 108 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 40 256 216 272)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "ctl_alu_op1_sel_low" (rect 9 0 105 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 40 280 216 296)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "ctl_alu_op1_sel_zero" (rect 9 0 110 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 40 328 216 344)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "ctl_alu_op2_sel_zero" (rect 9 0 110 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 40 352 216 368)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "ctl_alu_op2_sel_bus" (rect 9 0 108 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 40 376 216 392)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "ctl_alu_op2_sel_lq" (rect 9 0 98 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 40 400 216 416)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "ctl_alu_sel_op2_neg" (rect 9 0 108 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 40 424 216 440)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "ctl_alu_sel_op2_high" (rect 9 0 110 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 40 472 216 488)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "ctl_alu_core_R" (rect 9 0 82 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 40 496 216 512)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "ctl_alu_core_V" (rect 9 0 82 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 40 520 216 536)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "ctl_alu_core_S" (rect 9 0 80 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 480 40 656 56)
|
||||
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||
(text "alu_oe" (rect 90 0 121 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 52 4)(pt 78 4))
|
||||
(line (pt 52 12)(pt 78 12))
|
||||
(line (pt 52 12)(pt 52 4))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 82 8)(pt 78 12))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
)
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 480 80 656 96)
|
||||
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||
(text "alu_shift_oe" (rect 90 0 150 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 52 4)(pt 78 4))
|
||||
(line (pt 52 12)(pt 78 12))
|
||||
(line (pt 52 12)(pt 52 4))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 82 8)(pt 78 12))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
)
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 480 104 656 120)
|
||||
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||
(text "alu_op2_oe" (rect 90 0 145 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 52 4)(pt 78 4))
|
||||
(line (pt 52 12)(pt 78 12))
|
||||
(line (pt 52 12)(pt 52 4))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 82 8)(pt 78 12))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
)
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 480 128 656 144)
|
||||
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||
(text "alu_res_oe" (rect 90 0 143 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 52 4)(pt 78 4))
|
||||
(line (pt 52 12)(pt 78 12))
|
||||
(line (pt 52 12)(pt 52 4))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 82 8)(pt 78 12))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
)
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 480 152 656 168)
|
||||
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||
(text "alu_op1_oe" (rect 90 0 145 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 52 4)(pt 78 4))
|
||||
(line (pt 52 12)(pt 78 12))
|
||||
(line (pt 52 12)(pt 52 4))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 82 8)(pt 78 12))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
)
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 480 176 656 192)
|
||||
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||
(text "alu_bs_oe" (rect 90 0 139 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 52 4)(pt 78 4))
|
||||
(line (pt 52 12)(pt 78 12))
|
||||
(line (pt 52 12)(pt 52 4))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 82 8)(pt 78 12))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
)
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 480 232 656 248)
|
||||
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||
(text "alu_op1_sel_bus" (rect 90 0 171 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 52 4)(pt 78 4))
|
||||
(line (pt 52 12)(pt 78 12))
|
||||
(line (pt 52 12)(pt 52 4))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 82 8)(pt 78 12))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
)
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 480 256 656 272)
|
||||
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||
(text "alu_op1_sel_low" (rect 90 0 169 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 52 4)(pt 78 4))
|
||||
(line (pt 52 12)(pt 78 12))
|
||||
(line (pt 52 12)(pt 52 4))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 82 8)(pt 78 12))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
)
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 480 280 656 296)
|
||||
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||
(text "alu_op1_sel_zero" (rect 90 0 173 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 52 4)(pt 78 4))
|
||||
(line (pt 52 12)(pt 78 12))
|
||||
(line (pt 52 12)(pt 52 4))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 82 8)(pt 78 12))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
)
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 480 328 656 344)
|
||||
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||
(text "alu_op2_sel_zero" (rect 90 0 173 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 52 4)(pt 78 4))
|
||||
(line (pt 52 12)(pt 78 12))
|
||||
(line (pt 52 12)(pt 52 4))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 82 8)(pt 78 12))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
)
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 480 352 656 368)
|
||||
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||
(text "alu_op2_sel_bus" (rect 90 0 171 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 52 4)(pt 78 4))
|
||||
(line (pt 52 12)(pt 78 12))
|
||||
(line (pt 52 12)(pt 52 4))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 82 8)(pt 78 12))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
)
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 480 376 656 392)
|
||||
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||
(text "alu_op2_sel_lq" (rect 90 0 161 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 52 4)(pt 78 4))
|
||||
(line (pt 52 12)(pt 78 12))
|
||||
(line (pt 52 12)(pt 52 4))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 82 8)(pt 78 12))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
)
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 480 400 656 416)
|
||||
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||
(text "alu_sel_op2_neg" (rect 90 0 171 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 52 4)(pt 78 4))
|
||||
(line (pt 52 12)(pt 78 12))
|
||||
(line (pt 52 12)(pt 52 4))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 82 8)(pt 78 12))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
)
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 480 424 656 440)
|
||||
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||
(text "alu_sel_op2_high" (rect 90 0 173 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 52 4)(pt 78 4))
|
||||
(line (pt 52 12)(pt 78 12))
|
||||
(line (pt 52 12)(pt 52 4))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 82 8)(pt 78 12))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
)
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 480 472 656 488)
|
||||
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||
(text "alu_core_R" (rect 90 0 145 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 52 4)(pt 78 4))
|
||||
(line (pt 52 12)(pt 78 12))
|
||||
(line (pt 52 12)(pt 52 4))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 82 8)(pt 78 12))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
)
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 480 496 656 512)
|
||||
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||
(text "alu_core_V" (rect 90 0 145 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 52 4)(pt 78 4))
|
||||
(line (pt 52 12)(pt 78 12))
|
||||
(line (pt 52 12)(pt 52 4))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 82 8)(pt 78 12))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
)
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 480 520 656 536)
|
||||
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||
(text "alu_core_S" (rect 90 0 144 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 52 4)(pt 78 4))
|
||||
(line (pt 52 12)(pt 78 12))
|
||||
(line (pt 52 12)(pt 52 4))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 82 8)(pt 78 12))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
)
|
||||
)
|
||||
(connector
|
||||
(pt 216 88)
|
||||
(pt 480 88)
|
||||
)
|
||||
(connector
|
||||
(pt 216 112)
|
||||
(pt 480 112)
|
||||
)
|
||||
(connector
|
||||
(pt 216 136)
|
||||
(pt 480 136)
|
||||
)
|
||||
(connector
|
||||
(pt 216 160)
|
||||
(pt 480 160)
|
||||
)
|
||||
(connector
|
||||
(pt 216 240)
|
||||
(pt 480 240)
|
||||
)
|
||||
(connector
|
||||
(pt 216 264)
|
||||
(pt 480 264)
|
||||
)
|
||||
(connector
|
||||
(pt 216 288)
|
||||
(pt 480 288)
|
||||
)
|
||||
(connector
|
||||
(pt 216 336)
|
||||
(pt 480 336)
|
||||
)
|
||||
(connector
|
||||
(pt 216 360)
|
||||
(pt 480 360)
|
||||
)
|
||||
(connector
|
||||
(pt 216 384)
|
||||
(pt 480 384)
|
||||
)
|
||||
(connector
|
||||
(pt 216 408)
|
||||
(pt 480 408)
|
||||
)
|
||||
(connector
|
||||
(pt 216 432)
|
||||
(pt 480 432)
|
||||
)
|
||||
(connector
|
||||
(pt 216 480)
|
||||
(pt 480 480)
|
||||
)
|
||||
(connector
|
||||
(pt 216 504)
|
||||
(pt 480 504)
|
||||
)
|
||||
(connector
|
||||
(pt 216 528)
|
||||
(pt 480 528)
|
||||
)
|
||||
(connector
|
||||
(pt 216 48)
|
||||
(pt 480 48)
|
||||
)
|
||||
(connector
|
||||
(pt 216 184)
|
||||
(pt 480 184)
|
||||
)
|
||||
(text "ALU internal bus to db output enable" (rect 232 32 438 46)(font "Arial" (font_size 8)))
|
||||
(text "Shifter to internal bus" (rect 232 72 353 86)(font "Arial" (font_size 8)))
|
||||
(text "OP2 to internal bus" (rect 232 96 339 110)(font "Arial" (font_size 8)))
|
||||
(text "Result to internal bus" (rect 232 120 351 134)(font "Arial" (font_size 8)))
|
||||
(text "OP1 to internal bus" (rect 232 144 339 158)(font "Arial" (font_size 8)))
|
||||
(text "Bit selector to internal bus" (rect 232 168 379 182)(font "Arial" (font_size 8)))
|
||||
(text "OP1 latch selector mux" (rect 288 216 418 230)(font "Arial" (font_size 8)))
|
||||
(text "OP2 latch selector mux" (rect 288 312 418 326)(font "Arial" (font_size 8)))
|
||||
(text "ALU core operation" (rect 296 456 406 470)(font "Arial" (font_size 8)))
|
||||
(title_block
|
||||
(rect 40 568 297 620)
|
||||
(name "title-custom-small")
|
||||
(section (rect 0 35 256 51)(text "DATE" (rect 2 0 30 12)(font "Arial" ))(text "July 27, 2014" (rect 56 3 131 17)(font "Arial" (font_size 8)))(border))
|
||||
(section (rect 0 18 256 34)(text "DESIGNER" (rect 2 0 59 12)(font "Arial" ))(text "Goran Devic" (rect 56 2 135 17)(font "Arial" (font_size 9)))(border))
|
||||
(section (rect 104 0 256 17)(text "MODULE" (rect 2 1 48 13)(font "Arial" ))(text "alu_select" (rect 43 2 112 17)(font "Arial" (font_size 9)(bold)))(border))
|
||||
(section (rect 0 0 256 17)(text "PROJECT" (rect 2 0 52 12)(font "Arial" ))(text "A-Z80" (rect 56 2 94 17)(font "Arial" (font_size 9)(bold)))(border))
|
||||
(section (rect 192 35 256 51)(text "REV" (rect 2 1 25 13)(font "Arial" ))(text "1.0" (rect 43 3 60 17)(font "Arial" (font_size 8)))(border))
|
||||
(drawing
|
||||
)
|
||||
)
|
||||
@@ -0,0 +1,267 @@
|
||||
/*
|
||||
WARNING: Do NOT edit the input and output ports in this file in a text
|
||||
editor if you plan to continue editing the block that represents it in
|
||||
the Block Editor! File corruption is VERY likely to occur.
|
||||
*/
|
||||
/*
|
||||
Copyright (C) 1991-2013 Altera Corporation
|
||||
Your use of Altera Corporation's design tools, logic functions
|
||||
and other software and tools, and its AMPP partner logic
|
||||
functions, and any output files from any of the foregoing
|
||||
(including device programming or simulation files), and any
|
||||
associated documentation or information are expressly subject
|
||||
to the terms and conditions of the Altera Program License
|
||||
Subscription Agreement, Altera MegaCore Function License
|
||||
Agreement, or other applicable license agreement, including,
|
||||
without limitation, that your use is for the sole purpose of
|
||||
programming logic devices manufactured by Altera and sold by
|
||||
Altera or its authorized distributors. Please refer to the
|
||||
applicable agreement for further details.
|
||||
*/
|
||||
(header "symbol" (version "1.2"))
|
||||
(symbol
|
||||
(rect 16 16 296 336)
|
||||
(text "alu_select" (rect 5 0 62 14)(font "Arial" (font_size 8)))
|
||||
(text "inst" (rect 8 304 25 316)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "ctl_alu_oe" (rect 0 0 57 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_alu_oe" (rect 21 27 78 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 32)(pt 16 32))
|
||||
)
|
||||
(port
|
||||
(pt 0 48)
|
||||
(input)
|
||||
(text "ctl_alu_shift_oe" (rect 0 0 89 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_alu_shift_oe" (rect 21 43 110 57)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 48)(pt 16 48))
|
||||
)
|
||||
(port
|
||||
(pt 0 64)
|
||||
(input)
|
||||
(text "ctl_alu_op2_oe" (rect 0 0 86 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_alu_op2_oe" (rect 21 59 107 73)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 64)(pt 16 64))
|
||||
)
|
||||
(port
|
||||
(pt 0 80)
|
||||
(input)
|
||||
(text "ctl_alu_res_oe" (rect 0 0 83 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_alu_res_oe" (rect 21 75 104 89)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 80)(pt 16 80))
|
||||
)
|
||||
(port
|
||||
(pt 0 96)
|
||||
(input)
|
||||
(text "ctl_alu_op1_oe" (rect 0 0 86 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_alu_op1_oe" (rect 21 91 107 105)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 96)(pt 16 96))
|
||||
)
|
||||
(port
|
||||
(pt 0 112)
|
||||
(input)
|
||||
(text "ctl_alu_bs_oe" (rect 0 0 79 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_alu_bs_oe" (rect 21 107 100 121)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 112)(pt 16 112))
|
||||
)
|
||||
(port
|
||||
(pt 0 128)
|
||||
(input)
|
||||
(text "ctl_alu_op1_sel_bus" (rect 0 0 116 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_alu_op1_sel_bus" (rect 21 123 137 137)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 128)(pt 16 128))
|
||||
)
|
||||
(port
|
||||
(pt 0 144)
|
||||
(input)
|
||||
(text "ctl_alu_op1_sel_low" (rect 0 0 116 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_alu_op1_sel_low" (rect 21 139 137 153)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 144)(pt 16 144))
|
||||
)
|
||||
(port
|
||||
(pt 0 160)
|
||||
(input)
|
||||
(text "ctl_alu_op1_sel_zero" (rect 0 0 121 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_alu_op1_sel_zero" (rect 21 155 142 169)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 160)(pt 16 160))
|
||||
)
|
||||
(port
|
||||
(pt 0 176)
|
||||
(input)
|
||||
(text "ctl_alu_op2_sel_zero" (rect 0 0 121 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_alu_op2_sel_zero" (rect 21 171 142 185)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 176)(pt 16 176))
|
||||
)
|
||||
(port
|
||||
(pt 0 192)
|
||||
(input)
|
||||
(text "ctl_alu_op2_sel_bus" (rect 0 0 116 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_alu_op2_sel_bus" (rect 21 187 137 201)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 192)(pt 16 192))
|
||||
)
|
||||
(port
|
||||
(pt 0 208)
|
||||
(input)
|
||||
(text "ctl_alu_op2_sel_lq" (rect 0 0 105 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_alu_op2_sel_lq" (rect 21 203 126 217)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 208)(pt 16 208))
|
||||
)
|
||||
(port
|
||||
(pt 0 224)
|
||||
(input)
|
||||
(text "ctl_alu_sel_op2_neg" (rect 0 0 116 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_alu_sel_op2_neg" (rect 21 219 137 233)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 224)(pt 16 224))
|
||||
)
|
||||
(port
|
||||
(pt 0 240)
|
||||
(input)
|
||||
(text "ctl_alu_sel_op2_high" (rect 0 0 119 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_alu_sel_op2_high" (rect 21 235 140 249)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 240)(pt 16 240))
|
||||
)
|
||||
(port
|
||||
(pt 0 256)
|
||||
(input)
|
||||
(text "ctl_alu_core_R" (rect 0 0 84 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_alu_core_R" (rect 21 251 105 265)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 256)(pt 16 256))
|
||||
)
|
||||
(port
|
||||
(pt 0 272)
|
||||
(input)
|
||||
(text "ctl_alu_core_V" (rect 0 0 86 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_alu_core_V" (rect 21 267 107 281)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 272)(pt 16 272))
|
||||
)
|
||||
(port
|
||||
(pt 0 288)
|
||||
(input)
|
||||
(text "ctl_alu_core_S" (rect 0 0 84 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_alu_core_S" (rect 21 283 105 297)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 288)(pt 16 288))
|
||||
)
|
||||
(port
|
||||
(pt 280 32)
|
||||
(output)
|
||||
(text "alu_oe" (rect 0 0 37 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_oe" (rect 222 27 259 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 280 32)(pt 264 32))
|
||||
)
|
||||
(port
|
||||
(pt 280 48)
|
||||
(output)
|
||||
(text "alu_shift_oe" (rect 0 0 69 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_shift_oe" (rect 190 43 259 57)(font "Arial" (font_size 8)))
|
||||
(line (pt 280 48)(pt 264 48))
|
||||
)
|
||||
(port
|
||||
(pt 280 64)
|
||||
(output)
|
||||
(text "alu_op2_oe" (rect 0 0 66 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_op2_oe" (rect 193 59 259 73)(font "Arial" (font_size 8)))
|
||||
(line (pt 280 64)(pt 264 64))
|
||||
)
|
||||
(port
|
||||
(pt 280 80)
|
||||
(output)
|
||||
(text "alu_res_oe" (rect 0 0 63 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_res_oe" (rect 196 75 259 89)(font "Arial" (font_size 8)))
|
||||
(line (pt 280 80)(pt 264 80))
|
||||
)
|
||||
(port
|
||||
(pt 280 96)
|
||||
(output)
|
||||
(text "alu_op1_oe" (rect 0 0 66 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_op1_oe" (rect 193 91 259 105)(font "Arial" (font_size 8)))
|
||||
(line (pt 280 96)(pt 264 96))
|
||||
)
|
||||
(port
|
||||
(pt 280 112)
|
||||
(output)
|
||||
(text "alu_bs_oe" (rect 0 0 59 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_bs_oe" (rect 200 107 259 121)(font "Arial" (font_size 8)))
|
||||
(line (pt 280 112)(pt 264 112))
|
||||
)
|
||||
(port
|
||||
(pt 280 128)
|
||||
(output)
|
||||
(text "alu_op1_sel_bus" (rect 0 0 96 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_op1_sel_bus" (rect 163 123 259 137)(font "Arial" (font_size 8)))
|
||||
(line (pt 280 128)(pt 264 128))
|
||||
)
|
||||
(port
|
||||
(pt 280 144)
|
||||
(output)
|
||||
(text "alu_op1_sel_low" (rect 0 0 96 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_op1_sel_low" (rect 163 139 259 153)(font "Arial" (font_size 8)))
|
||||
(line (pt 280 144)(pt 264 144))
|
||||
)
|
||||
(port
|
||||
(pt 280 160)
|
||||
(output)
|
||||
(text "alu_op1_sel_zero" (rect 0 0 101 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_op1_sel_zero" (rect 158 155 259 169)(font "Arial" (font_size 8)))
|
||||
(line (pt 280 160)(pt 264 160))
|
||||
)
|
||||
(port
|
||||
(pt 280 176)
|
||||
(output)
|
||||
(text "alu_op2_sel_zero" (rect 0 0 101 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_op2_sel_zero" (rect 158 171 259 185)(font "Arial" (font_size 8)))
|
||||
(line (pt 280 176)(pt 264 176))
|
||||
)
|
||||
(port
|
||||
(pt 280 192)
|
||||
(output)
|
||||
(text "alu_op2_sel_bus" (rect 0 0 96 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_op2_sel_bus" (rect 163 187 259 201)(font "Arial" (font_size 8)))
|
||||
(line (pt 280 192)(pt 264 192))
|
||||
)
|
||||
(port
|
||||
(pt 280 208)
|
||||
(output)
|
||||
(text "alu_op2_sel_lq" (rect 0 0 84 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_op2_sel_lq" (rect 175 203 259 217)(font "Arial" (font_size 8)))
|
||||
(line (pt 280 208)(pt 264 208))
|
||||
)
|
||||
(port
|
||||
(pt 280 224)
|
||||
(output)
|
||||
(text "alu_sel_op2_neg" (rect 0 0 96 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_sel_op2_neg" (rect 163 219 259 233)(font "Arial" (font_size 8)))
|
||||
(line (pt 280 224)(pt 264 224))
|
||||
)
|
||||
(port
|
||||
(pt 280 240)
|
||||
(output)
|
||||
(text "alu_sel_op2_high" (rect 0 0 99 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_sel_op2_high" (rect 160 235 259 249)(font "Arial" (font_size 8)))
|
||||
(line (pt 280 240)(pt 264 240))
|
||||
)
|
||||
(port
|
||||
(pt 280 256)
|
||||
(output)
|
||||
(text "alu_core_R" (rect 0 0 64 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_core_R" (rect 195 251 259 265)(font "Arial" (font_size 8)))
|
||||
(line (pt 280 256)(pt 264 256))
|
||||
)
|
||||
(port
|
||||
(pt 280 272)
|
||||
(output)
|
||||
(text "alu_core_V" (rect 0 0 66 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_core_V" (rect 193 267 259 281)(font "Arial" (font_size 8)))
|
||||
(line (pt 280 272)(pt 264 272))
|
||||
)
|
||||
(port
|
||||
(pt 280 288)
|
||||
(output)
|
||||
(text "alu_core_S" (rect 0 0 64 14)(font "Arial" (font_size 8)))
|
||||
(text "alu_core_S" (rect 195 283 259 297)(font "Arial" (font_size 8)))
|
||||
(line (pt 280 288)(pt 264 288))
|
||||
)
|
||||
(drawing
|
||||
(rectangle (rect 16 16 264 304))
|
||||
)
|
||||
)
|
||||
@@ -0,0 +1,114 @@
|
||||
// Copyright (C) 1991-2013 Altera Corporation
|
||||
// Your use of Altera Corporation's design tools, logic functions
|
||||
// and other software and tools, and its AMPP partner logic
|
||||
// functions, and any output files from any of the foregoing
|
||||
// (including device programming or simulation files), and any
|
||||
// associated documentation or information are expressly subject
|
||||
// to the terms and conditions of the Altera Program License
|
||||
// Subscription Agreement, Altera MegaCore Function License
|
||||
// Agreement, or other applicable license agreement, including,
|
||||
// without limitation, that your use is for the sole purpose of
|
||||
// programming logic devices manufactured by Altera and sold by
|
||||
// Altera or its authorized distributors. Please refer to the
|
||||
// applicable agreement for further details.
|
||||
|
||||
// PROGRAM "Quartus II 64-Bit"
|
||||
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"
|
||||
// CREATED "Mon Oct 13 11:59:39 2014"
|
||||
|
||||
module alu_select(
|
||||
ctl_alu_oe,
|
||||
ctl_alu_shift_oe,
|
||||
ctl_alu_op2_oe,
|
||||
ctl_alu_res_oe,
|
||||
ctl_alu_op1_oe,
|
||||
ctl_alu_bs_oe,
|
||||
ctl_alu_op1_sel_bus,
|
||||
ctl_alu_op1_sel_low,
|
||||
ctl_alu_op1_sel_zero,
|
||||
ctl_alu_op2_sel_zero,
|
||||
ctl_alu_op2_sel_bus,
|
||||
ctl_alu_op2_sel_lq,
|
||||
ctl_alu_sel_op2_neg,
|
||||
ctl_alu_sel_op2_high,
|
||||
ctl_alu_core_R,
|
||||
ctl_alu_core_V,
|
||||
ctl_alu_core_S,
|
||||
alu_oe,
|
||||
alu_shift_oe,
|
||||
alu_op2_oe,
|
||||
alu_res_oe,
|
||||
alu_op1_oe,
|
||||
alu_bs_oe,
|
||||
alu_op1_sel_bus,
|
||||
alu_op1_sel_low,
|
||||
alu_op1_sel_zero,
|
||||
alu_op2_sel_zero,
|
||||
alu_op2_sel_bus,
|
||||
alu_op2_sel_lq,
|
||||
alu_sel_op2_neg,
|
||||
alu_sel_op2_high,
|
||||
alu_core_R,
|
||||
alu_core_V,
|
||||
alu_core_S
|
||||
);
|
||||
|
||||
|
||||
input wire ctl_alu_oe;
|
||||
input wire ctl_alu_shift_oe;
|
||||
input wire ctl_alu_op2_oe;
|
||||
input wire ctl_alu_res_oe;
|
||||
input wire ctl_alu_op1_oe;
|
||||
input wire ctl_alu_bs_oe;
|
||||
input wire ctl_alu_op1_sel_bus;
|
||||
input wire ctl_alu_op1_sel_low;
|
||||
input wire ctl_alu_op1_sel_zero;
|
||||
input wire ctl_alu_op2_sel_zero;
|
||||
input wire ctl_alu_op2_sel_bus;
|
||||
input wire ctl_alu_op2_sel_lq;
|
||||
input wire ctl_alu_sel_op2_neg;
|
||||
input wire ctl_alu_sel_op2_high;
|
||||
input wire ctl_alu_core_R;
|
||||
input wire ctl_alu_core_V;
|
||||
input wire ctl_alu_core_S;
|
||||
output wire alu_oe;
|
||||
output wire alu_shift_oe;
|
||||
output wire alu_op2_oe;
|
||||
output wire alu_res_oe;
|
||||
output wire alu_op1_oe;
|
||||
output wire alu_bs_oe;
|
||||
output wire alu_op1_sel_bus;
|
||||
output wire alu_op1_sel_low;
|
||||
output wire alu_op1_sel_zero;
|
||||
output wire alu_op2_sel_zero;
|
||||
output wire alu_op2_sel_bus;
|
||||
output wire alu_op2_sel_lq;
|
||||
output wire alu_sel_op2_neg;
|
||||
output wire alu_sel_op2_high;
|
||||
output wire alu_core_R;
|
||||
output wire alu_core_V;
|
||||
output wire alu_core_S;
|
||||
|
||||
|
||||
assign alu_oe = ctl_alu_oe;
|
||||
assign alu_shift_oe = ctl_alu_shift_oe;
|
||||
assign alu_op2_oe = ctl_alu_op2_oe;
|
||||
assign alu_res_oe = ctl_alu_res_oe;
|
||||
assign alu_op1_oe = ctl_alu_op1_oe;
|
||||
assign alu_bs_oe = ctl_alu_bs_oe;
|
||||
assign alu_op1_sel_bus = ctl_alu_op1_sel_bus;
|
||||
assign alu_op1_sel_low = ctl_alu_op1_sel_low;
|
||||
assign alu_op1_sel_zero = ctl_alu_op1_sel_zero;
|
||||
assign alu_op2_sel_zero = ctl_alu_op2_sel_zero;
|
||||
assign alu_op2_sel_bus = ctl_alu_op2_sel_bus;
|
||||
assign alu_op2_sel_lq = ctl_alu_op2_sel_lq;
|
||||
assign alu_sel_op2_neg = ctl_alu_sel_op2_neg;
|
||||
assign alu_sel_op2_high = ctl_alu_sel_op2_high;
|
||||
assign alu_core_R = ctl_alu_core_R;
|
||||
assign alu_core_V = ctl_alu_core_V;
|
||||
assign alu_core_S = ctl_alu_core_S;
|
||||
|
||||
|
||||
|
||||
|
||||
endmodule
|
||||
File diff suppressed because it is too large
Load Diff
@@ -0,0 +1,86 @@
|
||||
/*
|
||||
WARNING: Do NOT edit the input and output ports in this file in a text
|
||||
editor if you plan to continue editing the block that represents it in
|
||||
the Block Editor! File corruption is VERY likely to occur.
|
||||
*/
|
||||
/*
|
||||
Copyright (C) 1991-2013 Altera Corporation
|
||||
Your use of Altera Corporation's design tools, logic functions
|
||||
and other software and tools, and its AMPP partner logic
|
||||
functions, and any output files from any of the foregoing
|
||||
(including device programming or simulation files), and any
|
||||
associated documentation or information are expressly subject
|
||||
to the terms and conditions of the Altera Program License
|
||||
Subscription Agreement, Altera MegaCore Function License
|
||||
Agreement, or other applicable license agreement, including,
|
||||
without limitation, that your use is for the sole purpose of
|
||||
programming logic devices manufactured by Altera and sold by
|
||||
Altera or its authorized distributors. Please refer to the
|
||||
applicable agreement for further details.
|
||||
*/
|
||||
(header "symbol" (version "1.2"))
|
||||
(symbol
|
||||
(rect 16 16 200 144)
|
||||
(text "alu_shifter_core" (rect 5 0 98 14)(font "Arial" (font_size 8)))
|
||||
(text "inst" (rect 8 112 25 124)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "db[7..0]" (rect 0 0 42 14)(font "Arial" (font_size 8)))
|
||||
(text "db[7..0]" (rect 21 27 63 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 32)(pt 16 32)(line_width 3))
|
||||
)
|
||||
(port
|
||||
(pt 0 48)
|
||||
(input)
|
||||
(text "shift_in" (rect 0 0 41 14)(font "Arial" (font_size 8)))
|
||||
(text "shift_in" (rect 21 43 62 57)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 48)(pt 16 48))
|
||||
)
|
||||
(port
|
||||
(pt 0 64)
|
||||
(input)
|
||||
(text "shift_left" (rect 0 0 49 14)(font "Arial" (font_size 8)))
|
||||
(text "shift_left" (rect 21 59 70 73)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 64)(pt 16 64))
|
||||
)
|
||||
(port
|
||||
(pt 0 80)
|
||||
(input)
|
||||
(text "shift_right" (rect 0 0 56 14)(font "Arial" (font_size 8)))
|
||||
(text "shift_right" (rect 21 75 77 89)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 80)(pt 16 80))
|
||||
)
|
||||
(port
|
||||
(pt 184 32)
|
||||
(output)
|
||||
(text "shift_db0" (rect 0 0 53 14)(font "Arial" (font_size 8)))
|
||||
(text "shift_db0" (rect 110 27 163 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 184 32)(pt 168 32))
|
||||
)
|
||||
(port
|
||||
(pt 184 48)
|
||||
(output)
|
||||
(text "shift_db7" (rect 0 0 53 14)(font "Arial" (font_size 8)))
|
||||
(text "shift_db7" (rect 110 43 163 57)(font "Arial" (font_size 8)))
|
||||
(line (pt 184 48)(pt 168 48))
|
||||
)
|
||||
(port
|
||||
(pt 184 64)
|
||||
(output)
|
||||
(text "out_low[3..0]" (rect 0 0 74 14)(font "Arial" (font_size 8)))
|
||||
(text "out_low[3..0]" (rect 89 59 163 73)(font "Arial" (font_size 8)))
|
||||
(line (pt 184 64)(pt 168 64)(line_width 3))
|
||||
)
|
||||
(port
|
||||
(pt 184 80)
|
||||
(output)
|
||||
(text "out_high[3..0]" (rect 0 0 76 14)(font "Arial" (font_size 8)))
|
||||
(text "out_high[3..0]" (rect 87 75 163 89)(font "Arial" (font_size 8)))
|
||||
(line (pt 184 80)(pt 168 80)(line_width 3))
|
||||
)
|
||||
(drawing
|
||||
(rectangle (rect 16 16 168 112))
|
||||
)
|
||||
(fill (color 217 255 255))
|
||||
)
|
||||
@@ -0,0 +1,142 @@
|
||||
// Copyright (C) 1991-2013 Altera Corporation
|
||||
// Your use of Altera Corporation's design tools, logic functions
|
||||
// and other software and tools, and its AMPP partner logic
|
||||
// functions, and any output files from any of the foregoing
|
||||
// (including device programming or simulation files), and any
|
||||
// associated documentation or information are expressly subject
|
||||
// to the terms and conditions of the Altera Program License
|
||||
// Subscription Agreement, Altera MegaCore Function License
|
||||
// Agreement, or other applicable license agreement, including,
|
||||
// without limitation, that your use is for the sole purpose of
|
||||
// programming logic devices manufactured by Altera and sold by
|
||||
// Altera or its authorized distributors. Please refer to the
|
||||
// applicable agreement for further details.
|
||||
|
||||
// PROGRAM "Quartus II 64-Bit"
|
||||
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"
|
||||
// CREATED "Mon Oct 13 11:55:31 2014"
|
||||
|
||||
module alu_shifter_core(
|
||||
shift_in,
|
||||
shift_right,
|
||||
shift_left,
|
||||
db,
|
||||
shift_db0,
|
||||
shift_db7,
|
||||
out_high,
|
||||
out_low
|
||||
);
|
||||
|
||||
|
||||
input wire shift_in;
|
||||
input wire shift_right;
|
||||
input wire shift_left;
|
||||
input wire [7:0] db;
|
||||
output wire shift_db0;
|
||||
output wire shift_db7;
|
||||
output wire [3:0] out_high;
|
||||
output wire [3:0] out_low;
|
||||
|
||||
wire [3:0] out_high_ALTERA_SYNTHESIZED;
|
||||
wire [3:0] out_low_ALTERA_SYNTHESIZED;
|
||||
wire SYNTHESIZED_WIRE_32;
|
||||
wire SYNTHESIZED_WIRE_8;
|
||||
wire SYNTHESIZED_WIRE_9;
|
||||
wire SYNTHESIZED_WIRE_10;
|
||||
wire SYNTHESIZED_WIRE_11;
|
||||
wire SYNTHESIZED_WIRE_12;
|
||||
wire SYNTHESIZED_WIRE_13;
|
||||
wire SYNTHESIZED_WIRE_14;
|
||||
wire SYNTHESIZED_WIRE_15;
|
||||
wire SYNTHESIZED_WIRE_16;
|
||||
wire SYNTHESIZED_WIRE_17;
|
||||
wire SYNTHESIZED_WIRE_18;
|
||||
wire SYNTHESIZED_WIRE_19;
|
||||
wire SYNTHESIZED_WIRE_20;
|
||||
wire SYNTHESIZED_WIRE_21;
|
||||
wire SYNTHESIZED_WIRE_22;
|
||||
wire SYNTHESIZED_WIRE_23;
|
||||
wire SYNTHESIZED_WIRE_24;
|
||||
wire SYNTHESIZED_WIRE_25;
|
||||
wire SYNTHESIZED_WIRE_26;
|
||||
wire SYNTHESIZED_WIRE_27;
|
||||
wire SYNTHESIZED_WIRE_28;
|
||||
wire SYNTHESIZED_WIRE_29;
|
||||
wire SYNTHESIZED_WIRE_30;
|
||||
wire SYNTHESIZED_WIRE_31;
|
||||
|
||||
assign shift_db0 = db[0];
|
||||
assign shift_db7 = db[7];
|
||||
|
||||
|
||||
|
||||
assign SYNTHESIZED_WIRE_9 = shift_in & shift_left;
|
||||
|
||||
assign SYNTHESIZED_WIRE_8 = db[0] & SYNTHESIZED_WIRE_32;
|
||||
|
||||
assign SYNTHESIZED_WIRE_10 = db[1] & shift_right;
|
||||
|
||||
assign SYNTHESIZED_WIRE_12 = db[0] & shift_left;
|
||||
|
||||
assign SYNTHESIZED_WIRE_11 = db[1] & SYNTHESIZED_WIRE_32;
|
||||
|
||||
assign SYNTHESIZED_WIRE_13 = db[2] & shift_right;
|
||||
|
||||
assign SYNTHESIZED_WIRE_15 = db[1] & shift_left;
|
||||
|
||||
assign SYNTHESIZED_WIRE_14 = db[2] & SYNTHESIZED_WIRE_32;
|
||||
|
||||
assign SYNTHESIZED_WIRE_16 = db[3] & shift_right;
|
||||
|
||||
assign SYNTHESIZED_WIRE_18 = db[2] & shift_left;
|
||||
|
||||
assign SYNTHESIZED_WIRE_17 = db[3] & SYNTHESIZED_WIRE_32;
|
||||
|
||||
assign SYNTHESIZED_WIRE_19 = db[4] & shift_right;
|
||||
|
||||
assign SYNTHESIZED_WIRE_21 = db[3] & shift_left;
|
||||
|
||||
assign SYNTHESIZED_WIRE_20 = db[4] & SYNTHESIZED_WIRE_32;
|
||||
|
||||
assign SYNTHESIZED_WIRE_22 = db[5] & shift_right;
|
||||
|
||||
assign SYNTHESIZED_WIRE_24 = db[4] & shift_left;
|
||||
|
||||
assign SYNTHESIZED_WIRE_23 = db[5] & SYNTHESIZED_WIRE_32;
|
||||
|
||||
assign SYNTHESIZED_WIRE_25 = db[6] & shift_right;
|
||||
|
||||
assign SYNTHESIZED_WIRE_27 = db[5] & shift_left;
|
||||
|
||||
assign SYNTHESIZED_WIRE_26 = db[6] & SYNTHESIZED_WIRE_32;
|
||||
|
||||
assign SYNTHESIZED_WIRE_28 = db[7] & shift_right;
|
||||
|
||||
assign SYNTHESIZED_WIRE_30 = db[6] & shift_left;
|
||||
|
||||
assign SYNTHESIZED_WIRE_29 = db[7] & SYNTHESIZED_WIRE_32;
|
||||
|
||||
assign SYNTHESIZED_WIRE_31 = shift_in & shift_right;
|
||||
|
||||
assign SYNTHESIZED_WIRE_32 = ~(shift_right | shift_left);
|
||||
|
||||
assign out_low_ALTERA_SYNTHESIZED[0] = SYNTHESIZED_WIRE_8 | SYNTHESIZED_WIRE_9 | SYNTHESIZED_WIRE_10;
|
||||
|
||||
assign out_low_ALTERA_SYNTHESIZED[1] = SYNTHESIZED_WIRE_11 | SYNTHESIZED_WIRE_12 | SYNTHESIZED_WIRE_13;
|
||||
|
||||
assign out_low_ALTERA_SYNTHESIZED[2] = SYNTHESIZED_WIRE_14 | SYNTHESIZED_WIRE_15 | SYNTHESIZED_WIRE_16;
|
||||
|
||||
assign out_low_ALTERA_SYNTHESIZED[3] = SYNTHESIZED_WIRE_17 | SYNTHESIZED_WIRE_18 | SYNTHESIZED_WIRE_19;
|
||||
|
||||
assign out_high_ALTERA_SYNTHESIZED[0] = SYNTHESIZED_WIRE_20 | SYNTHESIZED_WIRE_21 | SYNTHESIZED_WIRE_22;
|
||||
|
||||
assign out_high_ALTERA_SYNTHESIZED[1] = SYNTHESIZED_WIRE_23 | SYNTHESIZED_WIRE_24 | SYNTHESIZED_WIRE_25;
|
||||
|
||||
assign out_high_ALTERA_SYNTHESIZED[2] = SYNTHESIZED_WIRE_26 | SYNTHESIZED_WIRE_27 | SYNTHESIZED_WIRE_28;
|
||||
|
||||
assign out_high_ALTERA_SYNTHESIZED[3] = SYNTHESIZED_WIRE_29 | SYNTHESIZED_WIRE_30 | SYNTHESIZED_WIRE_31;
|
||||
|
||||
assign out_high = out_high_ALTERA_SYNTHESIZED;
|
||||
assign out_low = out_low_ALTERA_SYNTHESIZED;
|
||||
|
||||
endmodule
|
||||
@@ -0,0 +1,756 @@
|
||||
/*
|
||||
WARNING: Do NOT edit the input and output ports in this file in a text
|
||||
editor if you plan to continue editing the block that represents it in
|
||||
the Block Editor! File corruption is VERY likely to occur.
|
||||
*/
|
||||
/*
|
||||
Copyright (C) 1991-2013 Altera Corporation
|
||||
Your use of Altera Corporation's design tools, logic functions
|
||||
and other software and tools, and its AMPP partner logic
|
||||
functions, and any output files from any of the foregoing
|
||||
(including device programming or simulation files), and any
|
||||
associated documentation or information are expressly subject
|
||||
to the terms and conditions of the Altera Program License
|
||||
Subscription Agreement, Altera MegaCore Function License
|
||||
Agreement, or other applicable license agreement, including,
|
||||
without limitation, that your use is for the sole purpose of
|
||||
programming logic devices manufactured by Altera and sold by
|
||||
Altera or its authorized distributors. Please refer to the
|
||||
applicable agreement for further details.
|
||||
*/
|
||||
(header "graphic" (version "1.4"))
|
||||
(pin
|
||||
(input)
|
||||
(rect 24 72 200 88)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "op2" (rect 9 0 26 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 24 56 200 72)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "op1" (rect 9 0 26 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 24 40 200 56)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "cy_in" (rect 9 0 36 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 24 208 200 224)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "R" (rect 9 0 17 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 24 176 200 192)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "S" (rect 9 0 16 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 24 192 200 208)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "V" (rect 9 0 17 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 808 200 984 216)
|
||||
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||
(text "cy_out" (rect 90 0 124 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 52 4)(pt 78 4))
|
||||
(line (pt 52 12)(pt 78 12))
|
||||
(line (pt 52 12)(pt 52 4))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 82 8)(pt 78 12))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
)
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 808 128 984 144)
|
||||
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||
(text "result" (rect 90 0 117 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 52 4)(pt 78 4))
|
||||
(line (pt 52 12)(pt 78 12))
|
||||
(line (pt 52 12)(pt 52 4))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 82 8)(pt 78 12))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 680 112 744 160)
|
||||
(text "NOR2" (rect 1 0 26 10)(font "Arial" (font_size 6)))
|
||||
(text "inst3" (rect 3 37 26 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 14 32))
|
||||
)
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 14 16))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 62 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 54 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 12 36)(pt 23 36))
|
||||
(line (pt 12 13)(pt 23 13))
|
||||
(arc (pt 46 24)(pt 23 13)(rect -6 13 53 72))
|
||||
(arc (pt 5 29)(pt 5 19)(rect -16 8 17 41))
|
||||
(arc (pt 23 35)(pt 46 24)(rect -6 -23 53 36))
|
||||
(circle (rect 46 20 54 28))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 256 80 320 128)
|
||||
(text "OR2" (rect 1 0 19 10)(font "Arial" (font_size 6)))
|
||||
(text "inst4" (rect 3 37 26 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 15 32))
|
||||
)
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 15 16))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 62 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 48 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 14 36)(pt 25 36))
|
||||
(line (pt 14 13)(pt 25 13))
|
||||
(arc (pt 7 29)(pt 7 19)(rect -14 8 19 41))
|
||||
(arc (pt 49 24)(pt 25 13)(rect -6 13 57 76))
|
||||
(arc (pt 25 35)(pt 49 24)(rect -6 -27 57 36))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 336 72 400 120)
|
||||
(text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6)))
|
||||
(text "inst5" (rect 3 37 26 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 14 16))
|
||||
)
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 14 32))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 62 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 42 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 14 12)(pt 30 12))
|
||||
(line (pt 14 37)(pt 31 37))
|
||||
(line (pt 14 12)(pt 14 37))
|
||||
(arc (pt 31 37)(pt 30 12)(rect 18 12 43 37))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 336 120 400 168)
|
||||
(text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6)))
|
||||
(text "inst6" (rect 3 37 26 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 14 16))
|
||||
)
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 14 32))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 62 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 42 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 14 12)(pt 30 12))
|
||||
(line (pt 14 37)(pt 31 37))
|
||||
(line (pt 14 12)(pt 14 37))
|
||||
(arc (pt 31 37)(pt 30 12)(rect 18 12 43 37))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 520 184 584 232)
|
||||
(text "NOR2" (rect 1 0 26 10)(font "Arial" (font_size 6)))
|
||||
(text "inst7" (rect 3 37 26 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 14 32))
|
||||
)
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 14 16))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 62 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 54 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 12 36)(pt 23 36))
|
||||
(line (pt 12 13)(pt 23 13))
|
||||
(arc (pt 46 24)(pt 23 13)(rect -6 13 53 72))
|
||||
(arc (pt 5 29)(pt 5 19)(rect -16 8 17 41))
|
||||
(arc (pt 23 35)(pt 46 24)(rect -6 -23 53 36))
|
||||
(circle (rect 46 20 54 28))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 416 120 480 168)
|
||||
(text "NOR3" (rect 1 0 26 10)(font "Arial" (font_size 6)))
|
||||
(text "inst8" (rect 3 37 26 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 14 16))
|
||||
)
|
||||
(port
|
||||
(pt 0 24)
|
||||
(input)
|
||||
(text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 24)(pt 16 24))
|
||||
)
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN3" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN3" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 14 32))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 62 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 54 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 12 13)(pt 23 13))
|
||||
(line (pt 12 36)(pt 23 36))
|
||||
(arc (pt 5 29)(pt 5 19)(rect -16 8 17 41))
|
||||
(arc (pt 23 35)(pt 46 24)(rect -6 -23 53 36))
|
||||
(arc (pt 46 24)(pt 23 13)(rect -6 13 53 72))
|
||||
(circle (rect 46 20 54 28))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 520 128 584 176)
|
||||
(text "OR2" (rect 1 0 19 10)(font "Arial" (font_size 6)))
|
||||
(text "inst9" (rect 3 37 26 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 15 32))
|
||||
)
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 15 16))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 62 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 48 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 14 36)(pt 25 36))
|
||||
(line (pt 14 13)(pt 25 13))
|
||||
(arc (pt 7 29)(pt 7 19)(rect -14 8 19 41))
|
||||
(arc (pt 49 24)(pt 25 13)(rect -6 13 57 76))
|
||||
(arc (pt 25 35)(pt 49 24)(rect -6 -27 57 36))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 600 120 664 168)
|
||||
(text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6)))
|
||||
(text "inst11" (rect 3 37 32 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 14 16))
|
||||
)
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 14 32))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 62 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 42 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 14 12)(pt 30 12))
|
||||
(line (pt 14 37)(pt 31 37))
|
||||
(line (pt 14 12)(pt 14 37))
|
||||
(arc (pt 31 37)(pt 30 12)(rect 18 12 43 37))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 600 32 664 80)
|
||||
(text "AND3" (rect 1 0 25 10)(font "Arial" (font_size 6)))
|
||||
(text "inst12" (rect 3 37 32 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 16 16))
|
||||
)
|
||||
(port
|
||||
(pt 0 24)
|
||||
(input)
|
||||
(text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 24)(pt 16 24))
|
||||
)
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN3" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN3" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 16 32))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 62 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 43 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 16 12)(pt 31 12))
|
||||
(line (pt 16 37)(pt 31 37))
|
||||
(line (pt 16 12)(pt 16 37))
|
||||
(arc (pt 31 36)(pt 31 12)(rect 19 12 44 37))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 752 120 800 152)
|
||||
(text "NOT" (rect 1 0 21 10)(font "Arial" (font_size 6)))
|
||||
(text "inst13" (rect 3 21 32 33)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 13 16))
|
||||
)
|
||||
(port
|
||||
(pt 48 16)
|
||||
(output)
|
||||
(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 32 7 46 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 39 16)(pt 48 16))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 13 25)(pt 13 7))
|
||||
(line (pt 13 7)(pt 31 16))
|
||||
(line (pt 13 25)(pt 31 16))
|
||||
(circle (rect 31 12 39 20))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 520 72 584 120)
|
||||
(text "OR3" (rect 1 0 19 10)(font "Arial" (font_size 6)))
|
||||
(text "inst" (rect 3 37 23 51)(font "Arial" (font_size 8)))
|
||||
(port
|
||||
(pt 0 24)
|
||||
(input)
|
||||
(text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 24)(pt 18 24))
|
||||
)
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN3" (rect 2 24 19 36)(font "Courier New" (bold))(invisible))
|
||||
(text "IN3" (rect 2 24 19 36)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 16 32))
|
||||
)
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 16 16))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 47 15 64 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 47 15 61 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 49 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 14 13)(pt 25 13))
|
||||
(line (pt 14 36)(pt 25 36))
|
||||
(arc (pt 7 29)(pt 7 19)(rect -14 8 19 41))
|
||||
(arc (pt 49 24)(pt 25 13)(rect -6 13 57 76))
|
||||
(arc (pt 25 35)(pt 49 24)(rect -6 -27 57 36))
|
||||
)
|
||||
)
|
||||
(connector
|
||||
(pt 256 96)
|
||||
(pt 240 96)
|
||||
)
|
||||
(connector
|
||||
(pt 336 152)
|
||||
(pt 224 152)
|
||||
)
|
||||
(connector
|
||||
(pt 256 112)
|
||||
(pt 224 112)
|
||||
)
|
||||
(connector
|
||||
(pt 336 88)
|
||||
(pt 328 88)
|
||||
)
|
||||
(connector
|
||||
(pt 416 152)
|
||||
(pt 408 152)
|
||||
)
|
||||
(connector
|
||||
(pt 408 184)
|
||||
(pt 408 152)
|
||||
)
|
||||
(connector
|
||||
(pt 416 136)
|
||||
(pt 408 136)
|
||||
)
|
||||
(connector
|
||||
(pt 408 136)
|
||||
(pt 408 96)
|
||||
)
|
||||
(connector
|
||||
(pt 408 96)
|
||||
(pt 400 96)
|
||||
)
|
||||
(connector
|
||||
(pt 336 136)
|
||||
(pt 240 136)
|
||||
)
|
||||
(connector
|
||||
(pt 328 48)
|
||||
(pt 328 88)
|
||||
)
|
||||
(connector
|
||||
(pt 504 144)
|
||||
(pt 504 200)
|
||||
)
|
||||
(connector
|
||||
(pt 592 136)
|
||||
(pt 600 136)
|
||||
)
|
||||
(connector
|
||||
(pt 664 56)
|
||||
(pt 672 56)
|
||||
)
|
||||
(connector
|
||||
(pt 672 56)
|
||||
(pt 672 128)
|
||||
)
|
||||
(connector
|
||||
(pt 672 128)
|
||||
(pt 680 128)
|
||||
)
|
||||
(connector
|
||||
(pt 744 136)
|
||||
(pt 752 136)
|
||||
)
|
||||
(connector
|
||||
(pt 800 136)
|
||||
(pt 808 136)
|
||||
)
|
||||
(connector
|
||||
(pt 504 200)
|
||||
(pt 520 200)
|
||||
)
|
||||
(connector
|
||||
(pt 488 160)
|
||||
(pt 488 200)
|
||||
)
|
||||
(connector
|
||||
(pt 520 160)
|
||||
(pt 488 160)
|
||||
)
|
||||
(connector
|
||||
(pt 504 64)
|
||||
(pt 504 88)
|
||||
)
|
||||
(connector
|
||||
(pt 488 56)
|
||||
(pt 488 96)
|
||||
)
|
||||
(connector
|
||||
(pt 472 48)
|
||||
(pt 472 104)
|
||||
)
|
||||
(connector
|
||||
(pt 592 96)
|
||||
(pt 584 96)
|
||||
)
|
||||
(connector
|
||||
(pt 592 136)
|
||||
(pt 592 96)
|
||||
)
|
||||
(connector
|
||||
(pt 488 96)
|
||||
(pt 520 96)
|
||||
)
|
||||
(connector
|
||||
(pt 472 104)
|
||||
(pt 520 104)
|
||||
)
|
||||
(connector
|
||||
(pt 504 88)
|
||||
(pt 520 88)
|
||||
)
|
||||
(connector
|
||||
(pt 240 64)
|
||||
(pt 240 96)
|
||||
)
|
||||
(connector
|
||||
(pt 240 96)
|
||||
(pt 240 136)
|
||||
)
|
||||
(connector
|
||||
(pt 224 56)
|
||||
(pt 488 56)
|
||||
)
|
||||
(connector
|
||||
(pt 488 56)
|
||||
(pt 600 56)
|
||||
)
|
||||
(connector
|
||||
(pt 224 112)
|
||||
(pt 224 152)
|
||||
)
|
||||
(connector
|
||||
(pt 504 64)
|
||||
(pt 600 64)
|
||||
)
|
||||
(connector
|
||||
(pt 472 48)
|
||||
(pt 600 48)
|
||||
)
|
||||
(connector
|
||||
(pt 504 144)
|
||||
(pt 520 144)
|
||||
)
|
||||
(connector
|
||||
(pt 224 56)
|
||||
(pt 224 80)
|
||||
)
|
||||
(connector
|
||||
(pt 224 80)
|
||||
(pt 224 112)
|
||||
)
|
||||
(connector
|
||||
(pt 320 104)
|
||||
(pt 336 104)
|
||||
)
|
||||
(connector
|
||||
(pt 400 144)
|
||||
(pt 416 144)
|
||||
)
|
||||
(connector
|
||||
(pt 584 208)
|
||||
(pt 808 208)
|
||||
)
|
||||
(connector
|
||||
(pt 480 144)
|
||||
(pt 504 144)
|
||||
)
|
||||
(connector
|
||||
(pt 584 152)
|
||||
(pt 600 152)
|
||||
)
|
||||
(connector
|
||||
(pt 664 144)
|
||||
(pt 680 144)
|
||||
)
|
||||
(connector
|
||||
(pt 240 64)
|
||||
(pt 504 64)
|
||||
)
|
||||
(connector
|
||||
(pt 328 48)
|
||||
(pt 472 48)
|
||||
)
|
||||
(connector
|
||||
(pt 200 48)
|
||||
(pt 328 48)
|
||||
)
|
||||
(connector
|
||||
(pt 200 64)
|
||||
(pt 240 64)
|
||||
)
|
||||
(connector
|
||||
(pt 200 80)
|
||||
(pt 224 80)
|
||||
)
|
||||
(connector
|
||||
(pt 200 184)
|
||||
(pt 408 184)
|
||||
)
|
||||
(connector
|
||||
(pt 200 200)
|
||||
(pt 488 200)
|
||||
)
|
||||
(connector
|
||||
(pt 200 216)
|
||||
(pt 520 216)
|
||||
)
|
||||
(junction (pt 240 96))
|
||||
(junction (pt 488 56))
|
||||
(junction (pt 504 144))
|
||||
(junction (pt 224 112))
|
||||
(junction (pt 504 64))
|
||||
(junction (pt 240 64))
|
||||
(junction (pt 328 48))
|
||||
(junction (pt 472 48))
|
||||
(junction (pt 224 80))
|
||||
(title_block
|
||||
(rect 24 264 281 316)
|
||||
(name "title-custom-small")
|
||||
(section (rect 0 0 256 17)(text "PROJECT" (rect 2 0 52 12)(font "Arial" ))(text "A-Z80" (rect 56 2 94 17)(font "Arial" (font_size 9)(bold)))(border))
|
||||
(section (rect 104 0 256 17)(text "MODULE" (rect 2 1 48 13)(font "Arial" ))(text "alu_slice" (rect 43 2 103 17)(font "Arial" (font_size 9)(bold)))(border))
|
||||
(section (rect 0 18 256 34)(text "DESIGNER" (rect 2 0 59 12)(font "Arial" ))(text "Goran Devic" (rect 56 2 135 17)(font "Arial" (font_size 9)))(border))
|
||||
(section (rect 0 35 256 51)(text "DATE" (rect 2 0 30 12)(font "Arial" ))(text "May 18, 2014" (rect 56 3 132 17)(font "Arial" (font_size 8)))(border))
|
||||
(section (rect 192 35 256 51)(text "REV" (rect 2 1 25 13)(font "Arial" ))(text "1.0" (rect 43 3 60 17)(font "Arial" (font_size 8)))(border))
|
||||
(drawing
|
||||
)
|
||||
)
|
||||
@@ -0,0 +1,85 @@
|
||||
/*
|
||||
WARNING: Do NOT edit the input and output ports in this file in a text
|
||||
editor if you plan to continue editing the block that represents it in
|
||||
the Block Editor! File corruption is VERY likely to occur.
|
||||
*/
|
||||
/*
|
||||
Copyright (C) 1991-2013 Altera Corporation
|
||||
Your use of Altera Corporation's design tools, logic functions
|
||||
and other software and tools, and its AMPP partner logic
|
||||
functions, and any output files from any of the foregoing
|
||||
(including device programming or simulation files), and any
|
||||
associated documentation or information are expressly subject
|
||||
to the terms and conditions of the Altera Program License
|
||||
Subscription Agreement, Altera MegaCore Function License
|
||||
Agreement, or other applicable license agreement, including,
|
||||
without limitation, that your use is for the sole purpose of
|
||||
programming logic devices manufactured by Altera and sold by
|
||||
Altera or its authorized distributors. Please refer to the
|
||||
applicable agreement for further details.
|
||||
*/
|
||||
(header "symbol" (version "1.2"))
|
||||
(symbol
|
||||
(rect 16 16 136 176)
|
||||
(text "alu_slice" (rect 5 0 54 14)(font "Arial" (font_size 8)))
|
||||
(text "inst" (rect 8 144 25 156)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "cy_in" (rect 0 0 30 14)(font "Arial" (font_size 8)))
|
||||
(text "cy_in" (rect 21 27 51 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 32)(pt 16 32))
|
||||
)
|
||||
(port
|
||||
(pt 0 48)
|
||||
(input)
|
||||
(text "op1" (rect 0 0 21 14)(font "Arial" (font_size 8)))
|
||||
(text "op1" (rect 21 43 42 57)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 48)(pt 16 48))
|
||||
)
|
||||
(port
|
||||
(pt 0 64)
|
||||
(input)
|
||||
(text "op2" (rect 0 0 21 14)(font "Arial" (font_size 8)))
|
||||
(text "op2" (rect 21 59 42 73)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 64)(pt 16 64))
|
||||
)
|
||||
(port
|
||||
(pt 0 80)
|
||||
(input)
|
||||
(text "S" (rect 0 0 8 14)(font "Arial" (font_size 8)))
|
||||
(text "S" (rect 21 75 29 89)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 80)(pt 16 80))
|
||||
)
|
||||
(port
|
||||
(pt 0 96)
|
||||
(input)
|
||||
(text "V" (rect 0 0 9 14)(font "Arial" (font_size 8)))
|
||||
(text "V" (rect 21 91 30 105)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 96)(pt 16 96))
|
||||
)
|
||||
(port
|
||||
(pt 0 112)
|
||||
(input)
|
||||
(text "R" (rect 0 0 8 14)(font "Arial" (font_size 8)))
|
||||
(text "R" (rect 21 107 29 121)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 112)(pt 16 112))
|
||||
)
|
||||
(port
|
||||
(pt 120 32)
|
||||
(output)
|
||||
(text "result" (rect 0 0 31 14)(font "Arial" (font_size 8)))
|
||||
(text "result" (rect 68 27 99 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 120 32)(pt 104 32))
|
||||
)
|
||||
(port
|
||||
(pt 120 48)
|
||||
(output)
|
||||
(text "cy_out" (rect 0 0 38 14)(font "Arial" (font_size 8)))
|
||||
(text "cy_out" (rect 61 43 99 57)(font "Arial" (font_size 8)))
|
||||
(line (pt 120 48)(pt 104 48))
|
||||
)
|
||||
(drawing
|
||||
(rectangle (rect 16 16 104 144))
|
||||
)
|
||||
)
|
||||
@@ -0,0 +1,76 @@
|
||||
// Copyright (C) 1991-2013 Altera Corporation
|
||||
// Your use of Altera Corporation's design tools, logic functions
|
||||
// and other software and tools, and its AMPP partner logic
|
||||
// functions, and any output files from any of the foregoing
|
||||
// (including device programming or simulation files), and any
|
||||
// associated documentation or information are expressly subject
|
||||
// to the terms and conditions of the Altera Program License
|
||||
// Subscription Agreement, Altera MegaCore Function License
|
||||
// Agreement, or other applicable license agreement, including,
|
||||
// without limitation, that your use is for the sole purpose of
|
||||
// programming logic devices manufactured by Altera and sold by
|
||||
// Altera or its authorized distributors. Please refer to the
|
||||
// applicable agreement for further details.
|
||||
|
||||
// PROGRAM "Quartus II 64-Bit"
|
||||
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"
|
||||
// CREATED "Mon Oct 13 11:51:12 2014"
|
||||
|
||||
module alu_slice(
|
||||
op2,
|
||||
op1,
|
||||
cy_in,
|
||||
R,
|
||||
S,
|
||||
V,
|
||||
cy_out,
|
||||
result
|
||||
);
|
||||
|
||||
|
||||
input wire op2;
|
||||
input wire op1;
|
||||
input wire cy_in;
|
||||
input wire R;
|
||||
input wire S;
|
||||
input wire V;
|
||||
output wire cy_out;
|
||||
output wire result;
|
||||
|
||||
wire SYNTHESIZED_WIRE_0;
|
||||
wire SYNTHESIZED_WIRE_1;
|
||||
wire SYNTHESIZED_WIRE_2;
|
||||
wire SYNTHESIZED_WIRE_3;
|
||||
wire SYNTHESIZED_WIRE_4;
|
||||
wire SYNTHESIZED_WIRE_5;
|
||||
wire SYNTHESIZED_WIRE_10;
|
||||
wire SYNTHESIZED_WIRE_7;
|
||||
wire SYNTHESIZED_WIRE_8;
|
||||
|
||||
|
||||
|
||||
|
||||
assign SYNTHESIZED_WIRE_0 = op2 | cy_in | op1;
|
||||
|
||||
assign SYNTHESIZED_WIRE_3 = SYNTHESIZED_WIRE_0 & SYNTHESIZED_WIRE_1;
|
||||
|
||||
assign SYNTHESIZED_WIRE_4 = cy_in & op2 & op1;
|
||||
|
||||
assign result = ~SYNTHESIZED_WIRE_2;
|
||||
|
||||
assign SYNTHESIZED_WIRE_2 = ~(SYNTHESIZED_WIRE_3 | SYNTHESIZED_WIRE_4);
|
||||
|
||||
assign SYNTHESIZED_WIRE_5 = op2 | op1;
|
||||
|
||||
assign SYNTHESIZED_WIRE_7 = cy_in & SYNTHESIZED_WIRE_5;
|
||||
|
||||
assign SYNTHESIZED_WIRE_8 = op1 & op2;
|
||||
|
||||
assign cy_out = ~(R | SYNTHESIZED_WIRE_10);
|
||||
|
||||
assign SYNTHESIZED_WIRE_10 = ~(SYNTHESIZED_WIRE_7 | SYNTHESIZED_WIRE_8 | S);
|
||||
|
||||
assign SYNTHESIZED_WIRE_1 = V | SYNTHESIZED_WIRE_10;
|
||||
|
||||
|
||||
endmodule
|
||||
@@ -0,0 +1 @@
|
||||
restart -f ; run -all
|
||||
@@ -0,0 +1,539 @@
|
||||
; Copyright 1991-2009 Mentor Graphics Corporation
|
||||
;
|
||||
; All Rights Reserved.
|
||||
;
|
||||
; THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION WHICH IS THE PROPERTY OF
|
||||
; MENTOR GRAPHICS CORPORATION OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.
|
||||
;
|
||||
|
||||
[Library]
|
||||
std = $MODEL_TECH/../std
|
||||
ieee = $MODEL_TECH/../ieee
|
||||
verilog = $MODEL_TECH/../verilog
|
||||
vital2000 = $MODEL_TECH/../vital2000
|
||||
std_developerskit = $MODEL_TECH/../std_developerskit
|
||||
synopsys = $MODEL_TECH/../synopsys
|
||||
modelsim_lib = $MODEL_TECH/../modelsim_lib
|
||||
sv_std = $MODEL_TECH/../sv_std
|
||||
|
||||
; Altera Primitive libraries
|
||||
;
|
||||
; VHDL Section
|
||||
;
|
||||
altera_mf = $MODEL_TECH/../altera/vhdl/altera_mf
|
||||
altera = $MODEL_TECH/../altera/vhdl/altera
|
||||
altera_lnsim = $MODEL_TECH/../altera/vhdl/altera_lnsim
|
||||
lpm = $MODEL_TECH/../altera/vhdl/220model
|
||||
220model = $MODEL_TECH/../altera/vhdl/220model
|
||||
max = $MODEL_TECH/../altera/vhdl/max
|
||||
maxii = $MODEL_TECH/../altera/vhdl/maxii
|
||||
maxv = $MODEL_TECH/../altera/vhdl/maxv
|
||||
stratix = $MODEL_TECH/../altera/vhdl/stratix
|
||||
stratixii = $MODEL_TECH/../altera/vhdl/stratixii
|
||||
stratixiigx = $MODEL_TECH/../altera/vhdl/stratixiigx
|
||||
hardcopyii = $MODEL_TECH/../altera/vhdl/hardcopyii
|
||||
hardcopyiii = $MODEL_TECH/../altera/vhdl/hardcopyiii
|
||||
hardcopyiv = $MODEL_TECH/../altera/vhdl/hardcopyiv
|
||||
cyclone = $MODEL_TECH/../altera/vhdl/cyclone
|
||||
cycloneii = $MODEL_TECH/../altera/vhdl/cycloneii
|
||||
cycloneiii = $MODEL_TECH/../altera/vhdl/cycloneiii
|
||||
cycloneiiils = $MODEL_TECH/../altera/vhdl/cycloneiiils
|
||||
sgate = $MODEL_TECH/../altera/vhdl/sgate
|
||||
stratixgx = $MODEL_TECH/../altera/vhdl/stratixgx
|
||||
altgxb = $MODEL_TECH/../altera/vhdl/altgxb
|
||||
stratixgx_gxb = $MODEL_TECH/../altera/vhdl/stratixgx_gxb
|
||||
stratixiigx_hssi = $MODEL_TECH/../altera/vhdl/stratixiigx_hssi
|
||||
arriagx_hssi = $MODEL_TECH/../altera/vhdl/arriagx_hssi
|
||||
arriaii = $MODEL_TECH/../altera/vhdl/arriaii
|
||||
arriaii_hssi = $MODEL_TECH/../altera/vhdl/arriaii_hssi
|
||||
arriaii_pcie_hip = $MODEL_TECH/../altera/vhdl/arriaii_pcie_hip
|
||||
arriaiigz = $MODEL_TECH/../altera/vhdl/arriaiigz
|
||||
arriaiigz_hssi = $MODEL_TECH/../altera/vhdl/arriaiigz_hssi
|
||||
arriaiigz_pcie_hip = $MODEL_TECH/../altera/vhdl/arriaiigz_pcie_hip
|
||||
arriagx = $MODEL_TECH/../altera/vhdl/arriagx
|
||||
altgxb_lib = $MODEL_TECH/../altera/vhdl/altgxb
|
||||
stratixiv = $MODEL_TECH/../altera/vhdl/stratixiv
|
||||
stratixiv_hssi = $MODEL_TECH/../altera/vhdl/stratixiv_hssi
|
||||
stratixiv_pcie_hip = $MODEL_TECH/../altera/vhdl/stratixiv_pcie_hip
|
||||
cycloneiv = $MODEL_TECH/../altera/vhdl/cycloneiv
|
||||
cycloneiv_hssi = $MODEL_TECH/../altera/vhdl/cycloneiv_hssi
|
||||
cycloneiv_pcie_hip = $MODEL_TECH/../altera/vhdl/cycloneiv_pcie_hip
|
||||
cycloneive = $MODEL_TECH/../altera/vhdl/cycloneive
|
||||
hardcopyiv_hssi = $MODEL_TECH/../altera/vhdl/hardcopyiv_hssi
|
||||
hardcopyiv_pcie_hip = $MODEL_TECH/../altera/vhdl/hardcopyiv_pcie_hip
|
||||
stratixv = $MODEL_TECH/../altera/vhdl/stratixv
|
||||
stratixv_hssi = $MODEL_TECH/../altera/vhdl/stratixv_hssi
|
||||
stratixv_pcie_hip = $MODEL_TECH/../altera/vhdl/stratixv_pcie_hip
|
||||
arriavgz = $MODEL_TECH/../altera/vhdl/arriavgz
|
||||
arriavgz_hssi = $MODEL_TECH/../altera/vhdl/arriavgz_hssi
|
||||
arriavgz_pcie_hip = $MODEL_TECH/../altera/vhdl/arriavgz_pcie_hip
|
||||
arriav = $MODEL_TECH/../altera/vhdl/arriav
|
||||
cyclonev = $MODEL_TECH/../altera/vhdl/cyclonev
|
||||
;
|
||||
; Verilog Section
|
||||
;
|
||||
altera_mf_ver = $MODEL_TECH/../altera/verilog/altera_mf
|
||||
altera_ver = $MODEL_TECH/../altera/verilog/altera
|
||||
altera_lnsim_ver = $MODEL_TECH/../altera/verilog/altera_lnsim
|
||||
lpm_ver = $MODEL_TECH/../altera/verilog/220model
|
||||
220model_ver = $MODEL_TECH/../altera/verilog/220model
|
||||
max_ver = $MODEL_TECH/../altera/verilog/max
|
||||
maxii_ver = $MODEL_TECH/../altera/verilog/maxii
|
||||
maxv_ver = $MODEL_TECH/../altera/verilog/maxv
|
||||
stratix_ver = $MODEL_TECH/../altera/verilog/stratix
|
||||
stratixii_ver = $MODEL_TECH/../altera/verilog/stratixii
|
||||
stratixiigx_ver = $MODEL_TECH/../altera/verilog/stratixiigx
|
||||
arriagx_ver = $MODEL_TECH/../altera/verilog/arriagx
|
||||
hardcopyii_ver = $MODEL_TECH/../altera/verilog/hardcopyii
|
||||
hardcopyiii_ver = $MODEL_TECH/../altera/verilog/hardcopyiii
|
||||
hardcopyiv_ver = $MODEL_TECH/../altera/verilog/hardcopyiv
|
||||
cyclone_ver = $MODEL_TECH/../altera/verilog/cyclone
|
||||
cycloneii_ver = $MODEL_TECH/../altera/verilog/cycloneii
|
||||
cycloneiii_ver = $MODEL_TECH/../altera/verilog/cycloneiii
|
||||
cycloneiiils_ver = $MODEL_TECH/../altera/verilog/cycloneiiils
|
||||
sgate_ver = $MODEL_TECH/../altera/verilog/sgate
|
||||
stratixgx_ver = $MODEL_TECH/../altera/verilog/stratixgx
|
||||
altgxb_ver = $MODEL_TECH/../altera/verilog/altgxb
|
||||
stratixgx_gxb_ver = $MODEL_TECH/../altera/verilog/stratixgx_gxb
|
||||
stratixiigx_hssi_ver = $MODEL_TECH/../altera/verilog/stratixiigx_hssi
|
||||
arriagx_hssi_ver = $MODEL_TECH/../altera/verilog/arriagx_hssi
|
||||
arriaii_ver = $MODEL_TECH/../altera/verilog/arriaii
|
||||
arriaii_hssi_ver = $MODEL_TECH/../altera/verilog/arriaii_hssi
|
||||
arriaii_pcie_hip_ver = $MODEL_TECH/../altera/verilog/arriaii_pcie_hip
|
||||
arriaiigz_ver = $MODEL_TECH/../altera/verilog/arriaiigz
|
||||
arriaiigz_hssi_ver = $MODEL_TECH/../altera/verilog/arriaiigz_hssi
|
||||
arriaiigz_pcie_hip_ver = $MODEL_TECH/../altera/verilog/arriaiigz_pcie_hip
|
||||
stratixiii_ver = $MODEL_TECH/../altera/verilog/stratixiii
|
||||
stratixiii = $MODEL_TECH/../altera/vhdl/stratixiii
|
||||
stratixiv_ver = $MODEL_TECH/../altera/verilog/stratixiv
|
||||
stratixiv_hssi_ver = $MODEL_TECH/../altera/verilog/stratixiv_hssi
|
||||
stratixiv_pcie_hip_ver = $MODEL_TECH/../altera/verilog/stratixiv_pcie_hip
|
||||
stratixv_ver = $MODEL_TECH/../altera/verilog/stratixv
|
||||
stratixv_hssi_ver = $MODEL_TECH/../altera/verilog/stratixv_hssi
|
||||
stratixv_pcie_hip_ver = $MODEL_TECH/../altera/verilog/stratixv_pcie_hip
|
||||
arriavgz_ver = $MODEL_TECH/../altera/verilog/arriavgz
|
||||
arriavgz_hssi_ver = $MODEL_TECH/../altera/verilog/arriavgz_hssi
|
||||
arriavgz_pcie_hip_ver = $MODEL_TECH/../altera/verilog/arriavgz_pcie_hip
|
||||
arriav_ver = $MODEL_TECH/../altera/verilog/arriav
|
||||
arriav_hssi_ver = $MODEL_TECH/../altera/verilog/arriav_hssi
|
||||
arriav_pcie_hip_ver = $MODEL_TECH/../altera/verilog/arriav_pcie_hip
|
||||
cyclonev_ver = $MODEL_TECH/../altera/verilog/cyclonev
|
||||
cyclonev_hssi_ver = $MODEL_TECH/../altera/verilog/cyclonev_hssi
|
||||
cyclonev_pcie_hip_ver = $MODEL_TECH/../altera/verilog/cyclonev_pcie_hip
|
||||
cycloneiv_ver = $MODEL_TECH/../altera/verilog/cycloneiv
|
||||
cycloneiv_hssi_ver = $MODEL_TECH/../altera/verilog/cycloneiv_hssi
|
||||
cycloneiv_pcie_hip_ver = $MODEL_TECH/../altera/verilog/cycloneiv_pcie_hip
|
||||
cycloneive_ver = $MODEL_TECH/../altera/verilog/cycloneive
|
||||
hardcopyiv_hssi_ver = $MODEL_TECH/../altera/verilog/hardcopyiv_hssi
|
||||
hardcopyiv_pcie_hip_ver = $MODEL_TECH/../altera/verilog/hardcopyiv_pcie_hip
|
||||
|
||||
work = work
|
||||
[vcom]
|
||||
; VHDL93 variable selects language version as the default.
|
||||
; Default is VHDL-2002.
|
||||
; Value of 0 or 1987 for VHDL-1987.
|
||||
; Value of 1 or 1993 for VHDL-1993.
|
||||
; Default or value of 2 or 2002 for VHDL-2002.
|
||||
; Default or value of 3 or 2008 for VHDL-2008.
|
||||
VHDL93 = 2002
|
||||
|
||||
; Show source line containing error. Default is off.
|
||||
; Show_source = 1
|
||||
|
||||
; Turn off unbound-component warnings. Default is on.
|
||||
; Show_Warning1 = 0
|
||||
|
||||
; Turn off process-without-a-wait-statement warnings. Default is on.
|
||||
; Show_Warning2 = 0
|
||||
|
||||
; Turn off null-range warnings. Default is on.
|
||||
; Show_Warning3 = 0
|
||||
|
||||
; Turn off no-space-in-time-literal warnings. Default is on.
|
||||
; Show_Warning4 = 0
|
||||
|
||||
; Turn off multiple-drivers-on-unresolved-signal warnings. Default is on.
|
||||
; Show_Warning5 = 0
|
||||
|
||||
; Turn off optimization for IEEE std_logic_1164 package. Default is on.
|
||||
; Optimize_1164 = 0
|
||||
|
||||
; Turn on resolving of ambiguous function overloading in favor of the
|
||||
; "explicit" function declaration (not the one automatically created by
|
||||
; the compiler for each type declaration). Default is off.
|
||||
; The .ini file has Explicit enabled so that std_logic_signed/unsigned
|
||||
; will match the behavior of synthesis tools.
|
||||
Explicit = 1
|
||||
|
||||
; Turn off acceleration of the VITAL packages. Default is to accelerate.
|
||||
; NoVital = 1
|
||||
|
||||
; Turn off VITAL compliance checking. Default is checking on.
|
||||
; NoVitalCheck = 1
|
||||
|
||||
; Ignore VITAL compliance checking errors. Default is to not ignore.
|
||||
; IgnoreVitalErrors = 1
|
||||
|
||||
; Turn off VITAL compliance checking warnings. Default is to show warnings.
|
||||
; Show_VitalChecksWarnings = 0
|
||||
|
||||
; Keep silent about case statement static warnings.
|
||||
; Default is to give a warning.
|
||||
; NoCaseStaticError = 1
|
||||
|
||||
; Keep silent about warnings caused by aggregates that are not locally static.
|
||||
; Default is to give a warning.
|
||||
; NoOthersStaticError = 1
|
||||
|
||||
; Turn off inclusion of debugging info within design units.
|
||||
; Default is to include debugging info.
|
||||
; NoDebug = 1
|
||||
|
||||
; Turn off "Loading..." messages. Default is messages on.
|
||||
; Quiet = 1
|
||||
|
||||
; Turn on some limited synthesis rule compliance checking. Checks only:
|
||||
; -- signals used (read) by a process must be in the sensitivity list
|
||||
; CheckSynthesis = 1
|
||||
|
||||
; Activate optimizations on expressions that do not involve signals,
|
||||
; waits, or function/procedure/task invocations. Default is off.
|
||||
; ScalarOpts = 1
|
||||
|
||||
; Require the user to specify a configuration for all bindings,
|
||||
; and do not generate a compile time default binding for the
|
||||
; component. This will result in an elaboration error of
|
||||
; 'component not bound' if the user fails to do so. Avoids the rare
|
||||
; issue of a false dependency upon the unused default binding.
|
||||
; RequireConfigForAllDefaultBinding = 1
|
||||
|
||||
; Inhibit range checking on subscripts of arrays. Range checking on
|
||||
; scalars defined with subtypes is inhibited by default.
|
||||
; NoIndexCheck = 1
|
||||
|
||||
; Inhibit range checks on all (implicit and explicit) assignments to
|
||||
; scalar objects defined with subtypes.
|
||||
; NoRangeCheck = 1
|
||||
|
||||
[vlog]
|
||||
|
||||
; Turn off inclusion of debugging info within design units.
|
||||
; Default is to include debugging info.
|
||||
; NoDebug = 1
|
||||
|
||||
; Turn off "loading..." messages. Default is messages on.
|
||||
; Quiet = 1
|
||||
|
||||
; Turn on Verilog hazard checking (order-dependent accessing of global vars).
|
||||
; Default is off.
|
||||
; Hazard = 1
|
||||
|
||||
; Turn on converting regular Verilog identifiers to uppercase. Allows case
|
||||
; insensitivity for module names. Default is no conversion.
|
||||
; UpCase = 1
|
||||
|
||||
; Turn on incremental compilation of modules. Default is off.
|
||||
; Incremental = 1
|
||||
|
||||
; Turns on lint-style checking.
|
||||
; Show_Lint = 1
|
||||
|
||||
[vsim]
|
||||
; Simulator resolution
|
||||
; Set to fs, ps, ns, us, ms, or sec with optional prefix of 1, 10, or 100.
|
||||
Resolution = ps
|
||||
|
||||
; User time unit for run commands
|
||||
; Set to default, fs, ps, ns, us, ms, or sec. The default is to use the
|
||||
; unit specified for Resolution. For example, if Resolution is 100ps,
|
||||
; then UserTimeUnit defaults to ps.
|
||||
; Should generally be set to default.
|
||||
UserTimeUnit = default
|
||||
|
||||
; Default run length
|
||||
RunLength = 0 ns
|
||||
|
||||
; Maximum iterations that can be run without advancing simulation time
|
||||
IterationLimit = 5000
|
||||
|
||||
; Directive to license manager:
|
||||
; vhdl Immediately reserve a VHDL license
|
||||
; vlog Immediately reserve a Verilog license
|
||||
; plus Immediately reserve a VHDL and Verilog license
|
||||
; nomgc Do not look for Mentor Graphics Licenses
|
||||
; nomti Do not look for Model Technology Licenses
|
||||
; noqueue Do not wait in the license queue when a license isn't available
|
||||
; viewsim Try for viewer license but accept simulator license(s) instead
|
||||
; of queuing for viewer license
|
||||
; License = plus
|
||||
|
||||
; Stop the simulator after a VHDL/Verilog assertion message
|
||||
; 0 = Note 1 = Warning 2 = Error 3 = Failure 4 = Fatal
|
||||
BreakOnAssertion = 3
|
||||
|
||||
; Assertion Message Format
|
||||
; %S - Severity Level
|
||||
; %R - Report Message
|
||||
; %T - Time of assertion
|
||||
; %D - Delta
|
||||
; %I - Instance or Region pathname (if available)
|
||||
; %% - print '%' character
|
||||
; AssertionFormat = "** %S: %R\n Time: %T Iteration: %D%I\n"
|
||||
|
||||
; Assertion File - alternate file for storing VHDL/Verilog assertion messages
|
||||
; AssertFile = assert.log
|
||||
|
||||
; Default radix for all windows and commands...
|
||||
; Set to symbolic, ascii, binary, octal, decimal, hex, unsigned
|
||||
DefaultRadix = symbolic
|
||||
|
||||
; VSIM Startup command
|
||||
; Startup = do startup.do
|
||||
|
||||
; File for saving command transcript
|
||||
TranscriptFile = transcript
|
||||
|
||||
; File for saving command history
|
||||
; CommandHistory = cmdhist.log
|
||||
|
||||
; Specify whether paths in simulator commands should be described
|
||||
; in VHDL or Verilog format.
|
||||
; For VHDL, PathSeparator = /
|
||||
; For Verilog, PathSeparator = .
|
||||
; Must not be the same character as DatasetSeparator.
|
||||
PathSeparator = /
|
||||
|
||||
; Specify the dataset separator for fully rooted contexts.
|
||||
; The default is ':'. For example, sim:/top
|
||||
; Must not be the same character as PathSeparator.
|
||||
DatasetSeparator = :
|
||||
|
||||
; Disable VHDL assertion messages
|
||||
; IgnoreNote = 1
|
||||
; IgnoreWarning = 1
|
||||
; IgnoreError = 1
|
||||
; IgnoreFailure = 1
|
||||
|
||||
; Default force kind. May be freeze, drive, deposit, or default
|
||||
; or in other terms, fixed, wired, or charged.
|
||||
; A value of "default" will use the signal kind to determine the
|
||||
; force kind, drive for resolved signals, freeze for unresolved signals
|
||||
; DefaultForceKind = freeze
|
||||
|
||||
; If zero, open files when elaborated; otherwise, open files on
|
||||
; first read or write. Default is 0.
|
||||
; DelayFileOpen = 1
|
||||
|
||||
; Control VHDL files opened for write.
|
||||
; 0 = Buffered, 1 = Unbuffered
|
||||
UnbufferedOutput = 0
|
||||
|
||||
; Control the number of VHDL files open concurrently.
|
||||
; This number should always be less than the current ulimit
|
||||
; setting for max file descriptors.
|
||||
; 0 = unlimited
|
||||
ConcurrentFileLimit = 40
|
||||
|
||||
; Control the number of hierarchical regions displayed as
|
||||
; part of a signal name shown in the Wave window.
|
||||
; A value of zero tells VSIM to display the full name.
|
||||
; The default is 0.
|
||||
; WaveSignalNameWidth = 0
|
||||
|
||||
; Turn off warnings from the std_logic_arith, std_logic_unsigned
|
||||
; and std_logic_signed packages.
|
||||
; StdArithNoWarnings = 1
|
||||
|
||||
; Turn off warnings from the IEEE numeric_std and numeric_bit packages.
|
||||
; NumericStdNoWarnings = 1
|
||||
|
||||
; Control the format of the (VHDL) FOR generate statement label
|
||||
; for each iteration. Do not quote it.
|
||||
; The format string here must contain the conversion codes %s and %d,
|
||||
; in that order, and no other conversion codes. The %s represents
|
||||
; the generate_label; the %d represents the generate parameter value
|
||||
; at a particular generate iteration (this is the position number if
|
||||
; the generate parameter is of an enumeration type). Embedded whitespace
|
||||
; is allowed (but discouraged); leading and trailing whitespace is ignored.
|
||||
; Application of the format must result in a unique scope name over all
|
||||
; such names in the design so that name lookup can function properly.
|
||||
; GenerateFormat = %s__%d
|
||||
|
||||
; Specify whether checkpoint files should be compressed.
|
||||
; The default is 1 (compressed).
|
||||
; CheckpointCompressMode = 0
|
||||
|
||||
; List of dynamically loaded objects for Verilog PLI applications
|
||||
; Veriuser = veriuser.sl
|
||||
|
||||
; Specify default options for the restart command. Options can be one
|
||||
; or more of: -force -nobreakpoint -nolist -nolog -nowave
|
||||
; DefaultRestartOptions = -force
|
||||
|
||||
; HP-UX 10.20 ONLY - Enable memory locking to speed up large designs
|
||||
; (> 500 megabyte memory footprint). Default is disabled.
|
||||
; Specify number of megabytes to lock.
|
||||
; LockedMemory = 1000
|
||||
|
||||
; Turn on (1) or off (0) WLF file compression.
|
||||
; The default is 1 (compress WLF file).
|
||||
; WLFCompress = 0
|
||||
|
||||
; Specify whether to save all design hierarchy (1) in the WLF file
|
||||
; or only regions containing logged signals (0).
|
||||
; The default is 0 (save only regions with logged signals).
|
||||
; WLFSaveAllRegions = 1
|
||||
|
||||
; WLF file time limit. Limit WLF file by time, as closely as possible,
|
||||
; to the specified amount of simulation time. When the limit is exceeded
|
||||
; the earliest times get truncated from the file.
|
||||
; If both time and size limits are specified the most restrictive is used.
|
||||
; UserTimeUnits are used if time units are not specified.
|
||||
; The default is 0 (no limit). Example: WLFTimeLimit = {100 ms}
|
||||
; WLFTimeLimit = 0
|
||||
|
||||
; WLF file size limit. Limit WLF file size, as closely as possible,
|
||||
; to the specified number of megabytes. If both time and size limits
|
||||
; are specified then the most restrictive is used.
|
||||
; The default is 0 (no limit).
|
||||
; WLFSizeLimit = 1000
|
||||
|
||||
; Specify whether or not a WLF file should be deleted when the
|
||||
; simulation ends. A value of 1 will cause the WLF file to be deleted.
|
||||
; The default is 0 (do not delete WLF file when simulation ends).
|
||||
; WLFDeleteOnQuit = 1
|
||||
|
||||
; Automatic SDF compilation
|
||||
; Disables automatic compilation of SDF files in flows that support it.
|
||||
; Default is on, uncomment to turn off.
|
||||
; NoAutoSDFCompile = 1
|
||||
|
||||
[lmc]
|
||||
|
||||
[msg_system]
|
||||
; Change a message severity or suppress a message.
|
||||
; The format is: <msg directive> = <msg number>[,<msg number>...]
|
||||
; Examples:
|
||||
; note = 3009
|
||||
; warning = 3033
|
||||
; error = 3010,3016
|
||||
; fatal = 3016,3033
|
||||
; suppress = 3009,3016,3043
|
||||
; The command verror <msg number> can be used to get the complete
|
||||
; description of a message.
|
||||
|
||||
; Control transcripting of elaboration/runtime messages.
|
||||
; The default is to have messages appear in the transcript and
|
||||
; recorded in the wlf file (messages that are recorded in the
|
||||
; wlf file can be viewed in the MsgViewer). The other settings
|
||||
; are to send messages only to the transcript or only to the
|
||||
; wlf file. The valid values are
|
||||
; both {default}
|
||||
; tran {transcript only}
|
||||
; wlf {wlf file only}
|
||||
; msgmode = both
|
||||
[Project]
|
||||
; Warning -- Do not edit the project properties directly.
|
||||
; Property names are dynamic in nature and property
|
||||
; values have special syntax. Changing property data directly
|
||||
; can result in a corrupt MPF file. All project properties
|
||||
; can be modified through project window dialogs.
|
||||
Project_Version = 6
|
||||
Project_DefaultLib = work
|
||||
Project_SortMethod = unused
|
||||
Project_Files_Count = 14
|
||||
Project_File_0 = $ROOT/cpu/alu/alu.v
|
||||
Project_File_P_0 = compile_order 11 compile_to work cover_branch 0 cover_cond 0 cover_covercells 0 cover_excludedefault 0 cover_expr 0 cover_exttoggle 0 cover_fsm 0 cover_nofec 0 cover_noshort 0 cover_optlevel 3 cover_stmt 0 cover_toggle 0 dont_compile 0 file_type verilog folder {ALU Complete} group_id 0 last_compile 1 ood 0 toggle - vlog_0InOptions {} vlog_1995compat 0 vlog_disableopt 0 vlog_enable0In 0 vlog_hazard 0 vlog_nodebug 0 vlog_noload 0 vlog_options {} vlog_protect 0 vlog_showsource 0 vlog_upper 0 voptflow 1
|
||||
Project_File_1 = $ROOT/cpu/alu/alu_bit_select.v
|
||||
Project_File_P_1 = compile_order 12 compile_to work cover_branch 0 cover_cond 0 cover_covercells 0 cover_excludedefault 0 cover_expr 0 cover_exttoggle 0 cover_fsm 0 cover_nofec 0 cover_noshort 0 cover_optlevel 3 cover_stmt 0 cover_toggle 0 dont_compile 0 file_type verilog folder {ALU Complete} group_id 0 last_compile 1 ood 0 toggle - vlog_0InOptions {} vlog_1995compat 0 vlog_disableopt 0 vlog_enable0In 0 vlog_hazard 0 vlog_nodebug 0 vlog_noload 0 vlog_options {} vlog_protect 0 vlog_showsource 0 vlog_upper 0 voptflow 1
|
||||
Project_File_2 = $ROOT/cpu/alu/alu_core.v
|
||||
Project_File_P_2 = compile_order 2 compile_to work cover_branch 0 cover_cond 0 cover_covercells 0 cover_excludedefault 0 cover_expr 0 cover_exttoggle 0 cover_fsm 0 cover_nofec 0 cover_noshort 0 cover_optlevel 3 cover_stmt 0 cover_toggle 0 dont_compile 0 file_type verilog folder alu group_id 0 last_compile 1 ood 0 toggle - vlog_0InOptions {} vlog_1995compat 0 vlog_disableopt 0 vlog_enable0In 0 vlog_hazard 0 vlog_nodebug 0 vlog_noload 0 vlog_options {} vlog_protect 0 vlog_showsource 0 vlog_upper 0 voptflow 1
|
||||
Project_File_3 = $ROOT/cpu/alu/alu_mux_2z.v
|
||||
Project_File_P_3 = compile_order 13 compile_to work cover_branch 0 cover_cond 0 cover_covercells 0 cover_excludedefault 0 cover_expr 0 cover_exttoggle 0 cover_fsm 0 cover_nofec 0 cover_noshort 0 cover_optlevel 3 cover_stmt 0 cover_toggle 0 dont_compile 0 file_type verilog folder {ALU Complete} group_id 0 last_compile 1 ood 0 toggle - vlog_0InOptions {} vlog_1995compat 0 vlog_disableopt 0 vlog_enable0In 0 vlog_hazard 0 vlog_nodebug 0 vlog_noload 0 vlog_options {} vlog_protect 0 vlog_showsource 0 vlog_upper 0 voptflow 1
|
||||
Project_File_4 = $ROOT/cpu/alu/alu_mux_3z.v
|
||||
Project_File_P_4 = compile_order 7 compile_to work cover_branch 0 cover_cond 0 cover_covercells 0 cover_excludedefault 0 cover_expr 0 cover_exttoggle 0 cover_fsm 0 cover_nofec 0 cover_noshort 0 cover_optlevel 3 cover_stmt 0 cover_toggle 0 dont_compile 0 file_type verilog folder misc group_id 0 last_compile 1 ood 0 toggle - vlog_0InOptions {} vlog_1995compat 0 vlog_disableopt 0 vlog_enable0In 0 vlog_hazard 0 vlog_nodebug 0 vlog_noload 0 vlog_options {} vlog_protect 0 vlog_showsource 0 vlog_upper 0 voptflow 1
|
||||
Project_File_5 = $ROOT/cpu/alu/alu_prep_daa.v
|
||||
Project_File_P_5 = compile_order 8 compile_to work cover_branch 0 cover_cond 0 cover_covercells 0 cover_excludedefault 0 cover_expr 0 cover_exttoggle 0 cover_fsm 0 cover_nofec 0 cover_noshort 0 cover_optlevel 3 cover_stmt 0 cover_toggle 0 dont_compile 0 file_type verilog folder misc group_id 0 last_compile 1 ood 0 toggle - vlog_0InOptions {} vlog_1995compat 0 vlog_disableopt 0 vlog_enable0In 0 vlog_hazard 0 vlog_nodebug 0 vlog_noload 0 vlog_options {} vlog_protect 0 vlog_showsource 0 vlog_upper 0 voptflow 1
|
||||
Project_File_6 = $ROOT/cpu/alu/alu_shifter_core.v
|
||||
Project_File_P_6 = compile_order 4 compile_to work cover_branch 0 cover_cond 0 cover_covercells 0 cover_excludedefault 0 cover_expr 0 cover_exttoggle 0 cover_fsm 0 cover_nofec 0 cover_noshort 0 cover_optlevel 3 cover_stmt 0 cover_toggle 0 dont_compile 0 file_type verilog folder shifter group_id 0 last_compile 1 ood 0 toggle - vlog_0InOptions {} vlog_1995compat 0 vlog_disableopt 0 vlog_enable0In 0 vlog_hazard 0 vlog_nodebug 0 vlog_noload 0 vlog_options {} vlog_protect 0 vlog_showsource 0 vlog_upper 0 voptflow 1
|
||||
Project_File_7 = $ROOT/cpu/alu/alu_slice.v
|
||||
Project_File_P_7 = compile_order 0 compile_to work cover_branch 0 cover_cond 0 cover_covercells 0 cover_excludedefault 0 cover_expr 0 cover_exttoggle 0 cover_fsm 0 cover_nofec 0 cover_noshort 0 cover_optlevel 3 cover_stmt 0 cover_toggle 0 dont_compile 0 file_type verilog folder alu group_id 0 last_compile 1 ood 0 toggle - vlog_0InOptions {} vlog_1995compat 0 vlog_disableopt 0 vlog_enable0In 0 vlog_hazard 0 vlog_nodebug 0 vlog_noload 0 vlog_options {} vlog_protect 0 vlog_showsource 0 vlog_upper 0 voptflow 1
|
||||
Project_File_8 = $ROOT/cpu/alu/test_alu.sv
|
||||
Project_File_P_8 = compile_order 10 compile_to work cover_branch 0 cover_cond 0 cover_covercells 0 cover_excludedefault 0 cover_expr 0 cover_exttoggle 0 cover_fsm 0 cover_nofec 0 cover_noshort 0 cover_optlevel 3 cover_stmt 0 cover_toggle 0 dont_compile 0 file_type systemverilog folder {ALU Complete} group_id 0 last_compile 1 ood 0 toggle - vlog_0InOptions {} vlog_1995compat SV vlog_disableopt 1 vlog_enable0In 0 vlog_hazard 1 vlog_nodebug 0 vlog_noload 0 vlog_options {} vlog_protect 0 vlog_showsource 0 vlog_upper 0 voptflow 1
|
||||
Project_File_9 = $ROOT/cpu/alu/test_core.sv
|
||||
Project_File_P_9 = compile_order 3 compile_to work cover_branch 0 cover_cond 0 cover_covercells 0 cover_excludedefault 0 cover_expr 0 cover_exttoggle 0 cover_fsm 0 cover_nofec 0 cover_noshort 0 cover_optlevel 3 cover_stmt 0 cover_toggle 0 dont_compile 0 file_type systemverilog folder alu group_id 0 last_compile 1 ood 0 toggle - vlog_0InOptions {} vlog_1995compat SV vlog_disableopt 0 vlog_enable0In 0 vlog_hazard 0 vlog_nodebug 0 vlog_noload 0 vlog_options {} vlog_protect 0 vlog_showsource 0 vlog_upper 0 voptflow 1
|
||||
Project_File_10 = $ROOT/cpu/alu/test_mux_3z.sv
|
||||
Project_File_P_10 = compile_order 6 compile_to work cover_branch 0 cover_cond 0 cover_covercells 0 cover_excludedefault 0 cover_expr 0 cover_exttoggle 0 cover_fsm 0 cover_nofec 0 cover_noshort 0 cover_optlevel 3 cover_stmt 0 cover_toggle 0 dont_compile 0 file_type systemverilog folder misc group_id 0 last_compile 1 ood 0 toggle - vlog_0InOptions {} vlog_1995compat SV vlog_disableopt 0 vlog_enable0In 0 vlog_hazard 0 vlog_nodebug 0 vlog_noload 0 vlog_options {} vlog_protect 0 vlog_showsource 0 vlog_upper 0 voptflow 1
|
||||
Project_File_11 = $ROOT/cpu/alu/test_prep_daa.sv
|
||||
Project_File_P_11 = compile_order 9 compile_to work cover_branch 0 cover_cond 0 cover_covercells 0 cover_excludedefault 0 cover_expr 0 cover_exttoggle 0 cover_fsm 0 cover_nofec 0 cover_noshort 0 cover_optlevel 3 cover_stmt 0 cover_toggle 0 dont_compile 0 file_type systemverilog folder misc group_id 0 last_compile 1 ood 0 toggle - vlog_0InOptions {} vlog_1995compat SV vlog_disableopt 0 vlog_enable0In 0 vlog_hazard 0 vlog_nodebug 0 vlog_noload 0 vlog_options {} vlog_protect 0 vlog_showsource 0 vlog_upper 0 voptflow 1
|
||||
Project_File_12 = $ROOT/cpu/alu/test_shifter_core.sv
|
||||
Project_File_P_12 = compile_order 5 compile_to work cover_branch 0 cover_cond 0 cover_covercells 0 cover_excludedefault 0 cover_expr 0 cover_exttoggle 0 cover_fsm 0 cover_nofec 0 cover_noshort 0 cover_optlevel 3 cover_stmt 0 cover_toggle 0 dont_compile 0 file_type systemverilog folder shifter group_id 0 last_compile 1 ood 0 toggle - vlog_0InOptions {} vlog_1995compat SV vlog_disableopt 0 vlog_enable0In 0 vlog_hazard 0 vlog_nodebug 0 vlog_noload 0 vlog_options {} vlog_protect 0 vlog_showsource 0 vlog_upper 0 voptflow 1
|
||||
Project_File_13 = $ROOT/cpu/alu/test_slice.sv
|
||||
Project_File_P_13 = compile_order 1 compile_to work cover_branch 0 cover_cond 0 cover_covercells 0 cover_excludedefault 0 cover_expr 0 cover_exttoggle 0 cover_fsm 0 cover_nofec 0 cover_noshort 0 cover_optlevel 3 cover_stmt 0 cover_toggle 0 dont_compile 0 file_type systemverilog folder alu group_id 0 last_compile 1 ood 0 toggle - vlog_0InOptions {} vlog_1995compat SV vlog_disableopt 0 vlog_enable0In 0 vlog_hazard 0 vlog_nodebug 0 vlog_noload 0 vlog_options {} vlog_protect 0 vlog_showsource 0 vlog_upper 0 voptflow 1
|
||||
Project_Sim_Count = 6
|
||||
Project_Sim_0 = Test slice
|
||||
Project_Sim_P_0 = timing default -t default -sdfnoerror 0 -nofileshare 0 +no_pulse_msg 0 -Lf {} Generics {} +notimingchecks 0 ok 1 folder alu +pulse_e {} additional_dus work.test_slice -assertfile {} -std_output {} -L {} -nopsl 0 -nosva 0 +pulse_r {} -absentisempty 0 -assertcover 0 -multisource_delay {} OtherArgs {} -vital2.2b 0 is_vopt_flow 0 -memprof 0 -noglitch 0 -0in_options {} selected_du {} -sdf {} -hazards 0 -0in 0 vopt_env 1 -coverage 0 +plusarg {} -assertdebug 0 -wlf {} -sdfnowarn 0 -std_input {}
|
||||
Project_Sim_1 = Test core
|
||||
Project_Sim_P_1 = timing default -sdfnoerror 0 -t default -nofileshare 0 +no_pulse_msg 0 -Lf {} Generics {} +notimingchecks 0 ok 1 folder alu +pulse_e {} additional_dus work.test_core -assertfile {} -std_output {} -L {} -nopsl 0 -nosva 0 +pulse_r {} -absentisempty 0 -assertcover 0 -multisource_delay {} OtherArgs {} -vital2.2b 0 is_vopt_flow 0 -memprof 0 -noglitch 0 -0in_options {} selected_du {} -sdf {} -hazards 0 -0in 0 vopt_env 1 -coverage 0 +plusarg {} -assertdebug 0 -wlf {} -sdfnowarn 0 -std_input {}
|
||||
Project_Sim_2 = Test prep daa
|
||||
Project_Sim_P_2 = timing default cover_exttoggle 0 vlog_nodebug 0 last_compile 1418395911 -t default -sdfnoerror 0 compile_to work -nofileshare 0 +no_pulse_msg 0 -Lf {} Generics {} file_type systemverilog +notimingchecks 0 cover_cond 0 ok 1 folder misc vlog_noload 0 cover_fsm 0 cover_excludedefault 0 +pulse_e {} cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 compile_order 3 additional_dus work.test_prep_daa -assertfile {} cover_toggle 0 vlog_protect 0 -std_output {} -L {} -nopsl 0 -nosva 0 -absentisempty 0 +pulse_r {} -assertcover 0 vlog_disableopt 0 OtherArgs {} -multisource_delay {} -vital2.2b 0 voptflow 1 ood 0 -memprof 0 is_vopt_flow 0 vlog_upper 0 -noglitch 0 -0in_options {} selected_du {} cover_nofec 0 group_id 0 -hazards 0 -sdf {} vlog_1995compat SV -0in 0 cover_branch 0 vlog_enable0In 0 cover_covercells 0 +plusarg {} -coverage 0 vopt_env 1 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 -wlf {} -assertdebug 0 cover_stmt 0 -std_input {} -sdfnowarn 0
|
||||
Project_Sim_3 = Test ALU
|
||||
Project_Sim_P_3 = timing default -sdfnoerror 0 -t default -nofileshare 0 +no_pulse_msg 0 -Lf {} Generics {} +notimingchecks 0 ok 1 folder {ALU Complete} +pulse_e {} additional_dus work.test_alu -assertfile {} -std_output {} -L {} -nopsl 0 -nosva 0 +pulse_r {} -absentisempty 0 -assertcover 0 -multisource_delay {} OtherArgs {} -vital2.2b 0 is_vopt_flow 0 -memprof 0 -noglitch 0 -0in_options {} selected_du {} -sdf {} -hazards 0 -0in 0 vopt_env 1 -coverage 0 +plusarg {} -assertdebug 0 -wlf {} -sdfnowarn 0 -std_input {}
|
||||
Project_Sim_4 = Test shifter core
|
||||
Project_Sim_P_4 = timing default -t default -sdfnoerror 0 -nofileshare 0 +no_pulse_msg 0 -Lf {} Generics {} +notimingchecks 0 ok 1 folder shifter +pulse_e {} additional_dus work.test_shifter_core -assertfile {} -std_output {} -L {} -nopsl 0 -nosva 0 +pulse_r {} -absentisempty 0 -assertcover 0 -multisource_delay {} OtherArgs {} -vital2.2b 0 is_vopt_flow 0 -memprof 0 -noglitch 0 -0in_options {} selected_du {} -sdf {} -hazards 0 -0in 0 vopt_env 1 -coverage 0 +plusarg {} -assertdebug 0 -wlf {} -sdfnowarn 0 -std_input {}
|
||||
Project_Sim_5 = Test mux 3z
|
||||
Project_Sim_P_5 = timing default cover_exttoggle 0 vlog_nodebug 0 last_compile 1418395911 -t default -sdfnoerror 0 compile_to work -nofileshare 0 +no_pulse_msg 0 -Lf {} Generics {} file_type systemverilog +notimingchecks 0 cover_cond 0 ok 1 folder misc vlog_noload 0 cover_fsm 0 cover_excludedefault 0 +pulse_e {} cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 compile_order 3 additional_dus work.test_mux_3z -assertfile {} cover_toggle 0 vlog_protect 0 -std_output {} -L {} -nopsl 0 -nosva 0 -absentisempty 0 +pulse_r {} -assertcover 0 vlog_disableopt 0 OtherArgs {} -multisource_delay {} -vital2.2b 0 voptflow 1 ood 0 -memprof 0 is_vopt_flow 0 vlog_upper 0 -noglitch 0 -0in_options {} selected_du {} cover_nofec 0 group_id 0 -hazards 0 -sdf {} vlog_1995compat SV -0in 0 cover_branch 0 vlog_enable0In 0 cover_covercells 0 +plusarg {} -coverage 0 vopt_env 1 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 -wlf {} -assertdebug 0 cover_stmt 0 -std_input {} -sdfnowarn 0
|
||||
Project_Folder_Count = 4
|
||||
Project_Folder_0 = misc
|
||||
Project_Folder_P_0 = folder {Top Level}
|
||||
Project_Folder_1 = shifter
|
||||
Project_Folder_P_1 = folder {Top Level}
|
||||
Project_Folder_2 = alu
|
||||
Project_Folder_P_2 = folder {Top Level}
|
||||
Project_Folder_3 = ALU Complete
|
||||
Project_Folder_P_3 = folder {Top Level}
|
||||
Echo_Compile_Output = 0
|
||||
Save_Compile_Report = 1
|
||||
Project_Opt_Count = 0
|
||||
ForceSoftPaths = 1
|
||||
ProjectStatusDelay = 5000
|
||||
VERILOG_DoubleClick = Edit
|
||||
VERILOG_CustomDoubleClick =
|
||||
SYSTEMVERILOG_DoubleClick = Edit
|
||||
SYSTEMVERILOG_CustomDoubleClick =
|
||||
VHDL_DoubleClick = Edit
|
||||
VHDL_CustomDoubleClick =
|
||||
PSL_DoubleClick = Edit
|
||||
PSL_CustomDoubleClick =
|
||||
TEXT_DoubleClick = Edit
|
||||
TEXT_CustomDoubleClick =
|
||||
SYSTEMC_DoubleClick = Edit
|
||||
SYSTEMC_CustomDoubleClick =
|
||||
TCL_DoubleClick = Edit
|
||||
TCL_CustomDoubleClick =
|
||||
MACRO_DoubleClick = Edit
|
||||
MACRO_CustomDoubleClick =
|
||||
VCD_DoubleClick = Edit
|
||||
VCD_CustomDoubleClick =
|
||||
SDF_DoubleClick = Edit
|
||||
SDF_CustomDoubleClick =
|
||||
XML_DoubleClick = Edit
|
||||
XML_CustomDoubleClick =
|
||||
LOGFILE_DoubleClick = Edit
|
||||
LOGFILE_CustomDoubleClick =
|
||||
UCDB_DoubleClick = Edit
|
||||
UCDB_CustomDoubleClick =
|
||||
UPF_DoubleClick = Edit
|
||||
UPF_CustomDoubleClick =
|
||||
PCF_DoubleClick = Edit
|
||||
PCF_CustomDoubleClick =
|
||||
PROJECT_DoubleClick = Edit
|
||||
PROJECT_CustomDoubleClick =
|
||||
VRM_DoubleClick = Edit
|
||||
VRM_CustomDoubleClick =
|
||||
DEBUGDATABASE_DoubleClick = Edit
|
||||
DEBUGDATABASE_CustomDoubleClick =
|
||||
DEBUGARCHIVE_DoubleClick = Edit
|
||||
DEBUGARCHIVE_CustomDoubleClick =
|
||||
Project_Major_Version = 10
|
||||
Project_Minor_Version = 1
|
||||
@@ -0,0 +1,74 @@
|
||||
onerror {resume}
|
||||
quietly virtual signal -install /test_alu { (context /test_alu )&{test_db_low ,test_db_high }} test_bus
|
||||
quietly virtual signal -install /test_alu { (context /test_alu )&{test_db_high ,test_db_low }} test_bus001
|
||||
quietly virtual function -install /test_alu/alu_inst -env /test_alu { &{/test_alu/alu_inst/op1_high, /test_alu/alu_inst/op1_low }} OP1
|
||||
quietly virtual function -install /test_alu/alu_inst -env /test_alu { &{/test_alu/alu_inst/op2_high, /test_alu/alu_inst/op2_low }} OP2
|
||||
quietly virtual function -install /test_alu/alu_inst -env /test_alu { &{/test_alu/alu_inst/result_hi, /test_alu/alu_inst/result_lo }} RESULT
|
||||
quietly WaveActivateNextPane {} 0
|
||||
add wave -noupdate -color Gold -itemcolor Gold -radix hexadecimal -childformat {{{/test_alu/db_w[7]} -radix hexadecimal} {{/test_alu/db_w[6]} -radix hexadecimal} {{/test_alu/db_w[5]} -radix hexadecimal} {{/test_alu/db_w[4]} -radix hexadecimal} {{/test_alu/db_w[3]} -radix hexadecimal} {{/test_alu/db_w[2]} -radix hexadecimal} {{/test_alu/db_w[1]} -radix hexadecimal} {{/test_alu/db_w[0]} -radix hexadecimal}} -subitemconfig {{/test_alu/db_w[7]} {-color Gold -height 15 -itemcolor Gold -radix hexadecimal} {/test_alu/db_w[6]} {-color Gold -height 15 -itemcolor Gold -radix hexadecimal} {/test_alu/db_w[5]} {-color Gold -height 15 -itemcolor Gold -radix hexadecimal} {/test_alu/db_w[4]} {-color Gold -height 15 -itemcolor Gold -radix hexadecimal} {/test_alu/db_w[3]} {-color Gold -height 15 -itemcolor Gold -radix hexadecimal} {/test_alu/db_w[2]} {-color Gold -height 15 -itemcolor Gold -radix hexadecimal} {/test_alu/db_w[1]} {-color Gold -height 15 -itemcolor Gold -radix hexadecimal} {/test_alu/db_w[0]} {-color Gold -height 15 -itemcolor Gold -radix hexadecimal}} /test_alu/db_w
|
||||
add wave -noupdate -color Gold -itemcolor Gold -radix hexadecimal -childformat {{{/test_alu/db[7]} -radix hexadecimal} {{/test_alu/db[6]} -radix hexadecimal} {{/test_alu/db[5]} -radix hexadecimal} {{/test_alu/db[4]} -radix hexadecimal} {{/test_alu/db[3]} -radix hexadecimal} {{/test_alu/db[2]} -radix hexadecimal} {{/test_alu/db[1]} -radix hexadecimal} {{/test_alu/db[0]} -radix hexadecimal}} -subitemconfig {{/test_alu/db[7]} {-color Gold -height 15 -itemcolor Gold -radix hexadecimal} {/test_alu/db[6]} {-color Gold -height 15 -itemcolor Gold -radix hexadecimal} {/test_alu/db[5]} {-color Gold -height 15 -itemcolor Gold -radix hexadecimal} {/test_alu/db[4]} {-color Gold -height 15 -itemcolor Gold -radix hexadecimal} {/test_alu/db[3]} {-color Gold -height 15 -itemcolor Gold -radix hexadecimal} {/test_alu/db[2]} {-color Gold -height 15 -itemcolor Gold -radix hexadecimal} {/test_alu/db[1]} {-color Gold -height 15 -itemcolor Gold -radix hexadecimal} {/test_alu/db[0]} {-color Gold -height 15 -itemcolor Gold -radix hexadecimal}} /test_alu/db
|
||||
add wave -noupdate -color {Medium Orchid} -itemcolor Gold -label test_bus -radix hexadecimal -childformat {{{/test_alu/test_bus001[7]} -radix hexadecimal} {{/test_alu/test_bus001[6]} -radix hexadecimal} {{/test_alu/test_bus001[5]} -radix hexadecimal} {{/test_alu/test_bus001[4]} -radix hexadecimal} {{/test_alu/test_bus001[3]} -radix hexadecimal} {{/test_alu/test_bus001[2]} -radix hexadecimal} {{/test_alu/test_bus001[1]} -radix hexadecimal} {{/test_alu/test_bus001[0]} -radix hexadecimal}} -subitemconfig {{/test_alu/test_db_high[3]} {-color {Medium Orchid} -itemcolor Gold -radix hexadecimal} {/test_alu/test_db_high[2]} {-color {Medium Orchid} -itemcolor Gold -radix hexadecimal} {/test_alu/test_db_high[1]} {-color {Medium Orchid} -itemcolor Gold -radix hexadecimal} {/test_alu/test_db_high[0]} {-color {Medium Orchid} -itemcolor Gold -radix hexadecimal} {/test_alu/test_db_low[3]} {-color {Medium Orchid} -itemcolor Gold -radix hexadecimal} {/test_alu/test_db_low[2]} {-color {Medium Orchid} -itemcolor Gold -radix hexadecimal} {/test_alu/test_db_low[1]} {-color {Medium Orchid} -itemcolor Gold -radix hexadecimal} {/test_alu/test_db_low[0]} {-color {Medium Orchid} -itemcolor Gold -radix hexadecimal}} /test_alu/test_bus001
|
||||
add wave -noupdate /test_alu/clk
|
||||
add wave -noupdate -expand -group Registers -color Pink -radix hexadecimal /test_alu/alu_inst/alu_op1
|
||||
add wave -noupdate -expand -group Registers -color Pink -radix hexadecimal /test_alu/alu_inst/alu_op2
|
||||
add wave -noupdate -expand -group Registers -radix hexadecimal -childformat {{(7) -radix hexadecimal} {(6) -radix hexadecimal} {(5) -radix hexadecimal} {(4) -radix hexadecimal} {(3) -radix hexadecimal} {(2) -radix hexadecimal} {(1) -radix hexadecimal} {(0) -radix hexadecimal}} -subitemconfig {{/test_alu/alu_inst/op1_high[3]} {-radix hexadecimal} {/test_alu/alu_inst/op1_high[2]} {-radix hexadecimal} {/test_alu/alu_inst/op1_high[1]} {-radix hexadecimal} {/test_alu/alu_inst/op1_high[0]} {-radix hexadecimal} {/test_alu/alu_inst/op1_low[3]} {-radix hexadecimal} {/test_alu/alu_inst/op1_low[2]} {-radix hexadecimal} {/test_alu/alu_inst/op1_low[1]} {-radix hexadecimal} {/test_alu/alu_inst/op1_low[0]} {-radix hexadecimal}} /test_alu/alu_inst/OP1
|
||||
add wave -noupdate -expand -group Registers -radix hexadecimal /test_alu/alu_inst/OP2
|
||||
add wave -noupdate -radix hexadecimal /test_alu/alu_inst/result_hi
|
||||
add wave -noupdate -radix hexadecimal /test_alu/alu_inst/result_lo
|
||||
add wave -noupdate -expand -group {Bus control} /test_alu/alu_oe
|
||||
add wave -noupdate -expand -group {Bus control} /test_alu/alu_op1_oe
|
||||
add wave -noupdate -expand -group {Bus control} /test_alu/alu_op2_oe
|
||||
add wave -noupdate -expand -group {Bus control} /test_alu/alu_res_oe
|
||||
add wave -noupdate -expand -group {Bus control} /test_alu/alu_shift_oe
|
||||
add wave -noupdate -expand -group {Bus control} /test_alu/alu_bs_oe
|
||||
add wave -noupdate -expand -group {Input shifter} /test_alu/alu_shift_db0
|
||||
add wave -noupdate -expand -group {Input shifter} /test_alu/alu_shift_db7
|
||||
add wave -noupdate -expand -group {Input shifter} /test_alu/alu_shift_in
|
||||
add wave -noupdate -expand -group {Input shifter} /test_alu/alu_shift_right
|
||||
add wave -noupdate -expand -group {Input shifter} /test_alu/alu_shift_left
|
||||
add wave -noupdate /test_alu/bsel
|
||||
add wave -noupdate -expand -group {Operand selectors} /test_alu/alu_op1_sel_bus
|
||||
add wave -noupdate -expand -group {Operand selectors} /test_alu/alu_op1_sel_low
|
||||
add wave -noupdate -expand -group {Operand selectors} /test_alu/alu_op1_sel_zero
|
||||
add wave -noupdate -expand -group {Operand selectors} /test_alu/alu_op2_sel_bus
|
||||
add wave -noupdate -expand -group {Operand selectors} /test_alu/alu_op2_sel_lq
|
||||
add wave -noupdate -expand -group {Operand selectors} /test_alu/alu_op2_sel_zero
|
||||
add wave -noupdate -expand -group {ALU core} /test_alu/alu_core_R
|
||||
add wave -noupdate -expand -group {ALU core} /test_alu/alu_core_S
|
||||
add wave -noupdate -expand -group {ALU core} /test_alu/alu_core_V
|
||||
add wave -noupdate -expand -group {ALU core} /test_alu/alu_sel_op2_neg
|
||||
add wave -noupdate -expand -group {ALU core} /test_alu/alu_sel_op2_high
|
||||
add wave -noupdate -expand -group {ALU core} /test_alu/alu_op_low
|
||||
add wave -noupdate -expand -group Flags /test_alu/alu_core_cf_in
|
||||
add wave -noupdate -expand -group Flags /test_alu/alu_core_cf_out
|
||||
add wave -noupdate -expand -group Flags /test_alu/alu_parity_in
|
||||
add wave -noupdate -expand -group Flags /test_alu/alu_parity_out
|
||||
add wave -noupdate -expand -group Flags /test_alu/alu_zero
|
||||
add wave -noupdate -expand -group Flags /test_alu/alu_vf_out
|
||||
add wave -noupdate -expand -group Flags /test_alu/alu_sf_out
|
||||
add wave -noupdate -expand -group Flags /test_alu/alu_xf_out
|
||||
add wave -noupdate -expand -group Flags /test_alu/alu_yf_out
|
||||
add wave -noupdate -expand -group Flags /test_alu/alu_low_gt_9
|
||||
add wave -noupdate -expand -group Flags /test_alu/alu_high_gt_9
|
||||
add wave -noupdate -expand -group Flags /test_alu/alu_high_eq_9
|
||||
add wave -noupdate /test_alu/cf
|
||||
add wave -noupdate /test_alu/pf
|
||||
add wave -noupdate /test_alu/hf
|
||||
TreeUpdate [SetDefaultTree]
|
||||
WaveRestoreCursors {{Cursor 1} {1800 ns} 0}
|
||||
quietly wave cursor active 1
|
||||
configure wave -namecolwidth 180
|
||||
configure wave -valuecolwidth 58
|
||||
configure wave -justifyvalue right
|
||||
configure wave -signalnamewidth 1
|
||||
configure wave -snapdistance 10
|
||||
configure wave -datasetprefix 0
|
||||
configure wave -rowmargin 4
|
||||
configure wave -childrowmargin 2
|
||||
configure wave -gridoffset 0
|
||||
configure wave -gridperiod 1
|
||||
configure wave -griddelta 40
|
||||
configure wave -timeline 1
|
||||
configure wave -timelineunits us
|
||||
update
|
||||
WaveRestoreZoom {0 ns} {4800 ns}
|
||||
@@ -0,0 +1,29 @@
|
||||
onerror {resume}
|
||||
quietly WaveActivateNextPane {} 0
|
||||
add wave -noupdate -radix hexadecimal /test_core/op1_sig
|
||||
add wave -noupdate -radix hexadecimal /test_core/op2_sig
|
||||
add wave -noupdate /test_core/cy_in_sig
|
||||
add wave -noupdate -color Gold -itemcolor Gold -radix hexadecimal /test_core/result_sig
|
||||
add wave -noupdate -color Gold -format Literal -itemcolor Gold /test_core/cy_out_sig
|
||||
add wave -noupdate -color Gray75 -itemcolor Gray75 /test_core/vf_out_sig
|
||||
add wave -noupdate /test_core/R_sig
|
||||
add wave -noupdate /test_core/S_sig
|
||||
add wave -noupdate /test_core/V_sig
|
||||
TreeUpdate [SetDefaultTree]
|
||||
WaveRestoreCursors {{Cursor 1} {2000 ns} 0}
|
||||
quietly wave cursor active 1
|
||||
configure wave -namecolwidth 140
|
||||
configure wave -valuecolwidth 53
|
||||
configure wave -justifyvalue right
|
||||
configure wave -signalnamewidth 1
|
||||
configure wave -snapdistance 10
|
||||
configure wave -datasetprefix 0
|
||||
configure wave -rowmargin 4
|
||||
configure wave -childrowmargin 2
|
||||
configure wave -gridoffset 0
|
||||
configure wave -gridperiod 1
|
||||
configure wave -griddelta 40
|
||||
configure wave -timeline 1
|
||||
configure wave -timelineunits us
|
||||
update
|
||||
WaveRestoreZoom {0 ns} {4400 ns}
|
||||
@@ -0,0 +1,27 @@
|
||||
onerror {resume}
|
||||
quietly WaveActivateNextPane {} 0
|
||||
add wave -noupdate -radix hexadecimal /test_mux_3z/a_sig
|
||||
add wave -noupdate -radix hexadecimal /test_mux_3z/b_sig
|
||||
add wave -noupdate -color Gold -itemcolor Gold -radix hexadecimal /test_mux_3z/Q_sig
|
||||
add wave -noupdate /test_mux_3z/sel_a_sig
|
||||
add wave -noupdate /test_mux_3z/sel_b_sig
|
||||
add wave -noupdate /test_mux_3z/sel_zero_sig
|
||||
add wave -noupdate /test_mux_3z/ena_out_sig
|
||||
TreeUpdate [SetDefaultTree]
|
||||
WaveRestoreCursors {{Cursor 1} {600 ns} 0}
|
||||
quietly wave cursor active 1
|
||||
configure wave -namecolwidth 118
|
||||
configure wave -valuecolwidth 59
|
||||
configure wave -justifyvalue right
|
||||
configure wave -signalnamewidth 1
|
||||
configure wave -snapdistance 10
|
||||
configure wave -datasetprefix 0
|
||||
configure wave -rowmargin 4
|
||||
configure wave -childrowmargin 2
|
||||
configure wave -gridoffset 0
|
||||
configure wave -gridperiod 1
|
||||
configure wave -griddelta 40
|
||||
configure wave -timeline 1
|
||||
configure wave -timelineunits us
|
||||
update
|
||||
WaveRestoreZoom {0 ns} {3800 ns}
|
||||
@@ -0,0 +1,25 @@
|
||||
onerror {resume}
|
||||
quietly WaveActivateNextPane {} 0
|
||||
add wave -noupdate -color Gold -itemcolor Gold -radix hexadecimal /test_prep_daa/low_sig
|
||||
add wave -noupdate -color Gold -itemcolor Gold -radix hexadecimal /test_prep_daa/high_sig
|
||||
add wave -noupdate /test_prep_daa/low_gt_9_sig
|
||||
add wave -noupdate /test_prep_daa/high_gt_9_sig
|
||||
add wave -noupdate /test_prep_daa/high_eq_9_sig
|
||||
TreeUpdate [SetDefaultTree]
|
||||
WaveRestoreCursors {{Cursor 1} {1400 ns} 0}
|
||||
quietly wave cursor active 1
|
||||
configure wave -namecolwidth 138
|
||||
configure wave -valuecolwidth 60
|
||||
configure wave -justifyvalue right
|
||||
configure wave -signalnamewidth 1
|
||||
configure wave -snapdistance 10
|
||||
configure wave -datasetprefix 0
|
||||
configure wave -rowmargin 4
|
||||
configure wave -childrowmargin 2
|
||||
configure wave -gridoffset 0
|
||||
configure wave -gridperiod 1
|
||||
configure wave -griddelta 40
|
||||
configure wave -timeline 1
|
||||
configure wave -timelineunits us
|
||||
update
|
||||
WaveRestoreZoom {0 ns} {4100 ns}
|
||||
@@ -0,0 +1,30 @@
|
||||
onerror {resume}
|
||||
quietly virtual signal -install /test_shifter_core { (context /test_shifter_core )&{out_high ,out_low }} db_out
|
||||
quietly WaveActivateNextPane {} 0
|
||||
add wave -noupdate -radix binary -childformat {{{/test_shifter_core/db[7]} -radix binary} {{/test_shifter_core/db[6]} -radix binary} {{/test_shifter_core/db[5]} -radix binary} {{/test_shifter_core/db[4]} -radix binary} {{/test_shifter_core/db[3]} -radix binary} {{/test_shifter_core/db[2]} -radix binary} {{/test_shifter_core/db[1]} -radix binary} {{/test_shifter_core/db[0]} -radix binary}} -subitemconfig {{/test_shifter_core/db[7]} {-height 15 -radix binary} {/test_shifter_core/db[6]} {-height 15 -radix binary} {/test_shifter_core/db[5]} {-height 15 -radix binary} {/test_shifter_core/db[4]} {-height 15 -radix binary} {/test_shifter_core/db[3]} {-height 15 -radix binary} {/test_shifter_core/db[2]} {-height 15 -radix binary} {/test_shifter_core/db[1]} {-height 15 -radix binary} {/test_shifter_core/db[0]} {-height 15 -radix binary}} /test_shifter_core/db
|
||||
add wave -noupdate -color Gold -itemcolor Gold /test_shifter_core/db_out
|
||||
add wave -noupdate -color {Medium Aquamarine} -itemcolor {Medium Aquamarine} /test_shifter_core/shift_db0
|
||||
add wave -noupdate -color Cyan -itemcolor Cyan /test_shifter_core/shift_db7
|
||||
add wave -noupdate /test_shifter_core/shift_in
|
||||
add wave -noupdate /test_shifter_core/shift_left
|
||||
add wave -noupdate /test_shifter_core/shift_right
|
||||
add wave -noupdate /test_shifter_core/out_high
|
||||
add wave -noupdate /test_shifter_core/out_low
|
||||
TreeUpdate [SetDefaultTree]
|
||||
WaveRestoreCursors {{Cursor 1} {5100 ns} 0}
|
||||
quietly wave cursor active 1
|
||||
configure wave -namecolwidth 143
|
||||
configure wave -valuecolwidth 64
|
||||
configure wave -justifyvalue right
|
||||
configure wave -signalnamewidth 1
|
||||
configure wave -snapdistance 10
|
||||
configure wave -datasetprefix 0
|
||||
configure wave -rowmargin 4
|
||||
configure wave -childrowmargin 2
|
||||
configure wave -gridoffset 0
|
||||
configure wave -gridperiod 1
|
||||
configure wave -griddelta 40
|
||||
configure wave -timeline 1
|
||||
configure wave -timelineunits us
|
||||
update
|
||||
WaveRestoreZoom {0 ns} {9500 ns}
|
||||
@@ -0,0 +1,31 @@
|
||||
onerror {resume}
|
||||
quietly WaveActivateNextPane {} 0
|
||||
add wave -noupdate -radix hexadecimal /test_slice/op1_sig
|
||||
add wave -noupdate -radix hexadecimal /test_slice/op2_sig
|
||||
add wave -noupdate /test_slice/cy_in_sig
|
||||
add wave -noupdate -color Gold -itemcolor Gold -radix hexadecimal /test_slice/result_sig
|
||||
add wave -noupdate -color Gold -format Literal -itemcolor Gold /test_slice/cy_out_sig
|
||||
add wave -noupdate /test_slice/R_sig
|
||||
add wave -noupdate /test_slice/S_sig
|
||||
add wave -noupdate /test_slice/V_sig
|
||||
add wave -noupdate /test_slice/cy_out_D_sig
|
||||
add wave -noupdate /test_slice/cy_out_C_sig
|
||||
add wave -noupdate /test_slice/cy_out_B_sig
|
||||
TreeUpdate [SetDefaultTree]
|
||||
WaveRestoreCursors {{Cursor 1} {2000 ns} 0}
|
||||
quietly wave cursor active 1
|
||||
configure wave -namecolwidth 132
|
||||
configure wave -valuecolwidth 57
|
||||
configure wave -justifyvalue right
|
||||
configure wave -signalnamewidth 1
|
||||
configure wave -snapdistance 10
|
||||
configure wave -datasetprefix 0
|
||||
configure wave -rowmargin 4
|
||||
configure wave -childrowmargin 2
|
||||
configure wave -gridoffset 0
|
||||
configure wave -gridperiod 1
|
||||
configure wave -griddelta 40
|
||||
configure wave -timeline 1
|
||||
configure wave -timelineunits us
|
||||
update
|
||||
WaveRestoreZoom {0 ns} {4100 ns}
|
||||
@@ -0,0 +1,30 @@
|
||||
# -------------------------------------------------------------------------- #
|
||||
#
|
||||
# Copyright (C) 1991-2013 Altera Corporation
|
||||
# Your use of Altera Corporation's design tools, logic functions
|
||||
# and other software and tools, and its AMPP partner logic
|
||||
# functions, and any output files from any of the foregoing
|
||||
# (including device programming or simulation files), and any
|
||||
# associated documentation or information are expressly subject
|
||||
# to the terms and conditions of the Altera Program License
|
||||
# Subscription Agreement, Altera MegaCore Function License
|
||||
# Agreement, or other applicable license agreement, including,
|
||||
# without limitation, that your use is for the sole purpose of
|
||||
# programming logic devices manufactured by Altera and sold by
|
||||
# Altera or its authorized distributors. Please refer to the
|
||||
# applicable agreement for further details.
|
||||
#
|
||||
# -------------------------------------------------------------------------- #
|
||||
#
|
||||
# Quartus II 64-Bit
|
||||
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
|
||||
# Date created = 09:01:54 October 13, 2014
|
||||
#
|
||||
# -------------------------------------------------------------------------- #
|
||||
|
||||
QUARTUS_VERSION = "13.0"
|
||||
DATE = "09:01:54 October 13, 2014"
|
||||
|
||||
# Revisions
|
||||
|
||||
PROJECT_REVISION = "test_alu"
|
||||
@@ -0,0 +1,66 @@
|
||||
# -------------------------------------------------------------------------- #
|
||||
#
|
||||
# Copyright (C) 1991-2013 Altera Corporation
|
||||
# Your use of Altera Corporation's design tools, logic functions
|
||||
# and other software and tools, and its AMPP partner logic
|
||||
# functions, and any output files from any of the foregoing
|
||||
# (including device programming or simulation files), and any
|
||||
# associated documentation or information are expressly subject
|
||||
# to the terms and conditions of the Altera Program License
|
||||
# Subscription Agreement, Altera MegaCore Function License
|
||||
# Agreement, or other applicable license agreement, including,
|
||||
# without limitation, that your use is for the sole purpose of
|
||||
# programming logic devices manufactured by Altera and sold by
|
||||
# Altera or its authorized distributors. Please refer to the
|
||||
# applicable agreement for further details.
|
||||
#
|
||||
# -------------------------------------------------------------------------- #
|
||||
#
|
||||
# Quartus II 64-Bit
|
||||
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
|
||||
# Date created = 09:01:54 October 13, 2014
|
||||
#
|
||||
# -------------------------------------------------------------------------- #
|
||||
#
|
||||
# Notes:
|
||||
#
|
||||
# 1) The default values for assignments are stored in the file:
|
||||
# test_alu_assignment_defaults.qdf
|
||||
# If this file doesn't exist, see file:
|
||||
# assignment_defaults.qdf
|
||||
#
|
||||
# 2) Altera recommends that you do not modify this file. This
|
||||
# file is updated automatically by the Quartus II software
|
||||
# and any changes you make may be lost or overwritten.
|
||||
#
|
||||
# -------------------------------------------------------------------------- #
|
||||
|
||||
|
||||
set_global_assignment -name FAMILY "Cyclone II"
|
||||
set_global_assignment -name DEVICE EP2C20F484C7
|
||||
set_global_assignment -name TOP_LEVEL_ENTITY alu_control
|
||||
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
|
||||
set_global_assignment -name PROJECT_CREATION_TIME_DATE "09:01:54 OCTOBER 13, 2014"
|
||||
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
|
||||
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
|
||||
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
|
||||
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
|
||||
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
|
||||
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
|
||||
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
|
||||
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
|
||||
set_global_assignment -name BDF_FILE alu_slice.bdf
|
||||
set_global_assignment -name BDF_FILE alu_shifter_core.bdf
|
||||
set_global_assignment -name BDF_FILE alu_select.bdf
|
||||
set_global_assignment -name BDF_FILE alu_prep_daa.bdf
|
||||
set_global_assignment -name BDF_FILE alu_mux_8.bdf
|
||||
set_global_assignment -name BDF_FILE alu_mux_4.bdf
|
||||
set_global_assignment -name BDF_FILE alu_mux_3z.bdf
|
||||
set_global_assignment -name BDF_FILE alu_mux_2z.bdf
|
||||
set_global_assignment -name BDF_FILE alu_mux_2.bdf
|
||||
set_global_assignment -name BDF_FILE alu_flags.bdf
|
||||
set_global_assignment -name BDF_FILE alu_core.bdf
|
||||
set_global_assignment -name BDF_FILE alu_control.bdf
|
||||
set_global_assignment -name BDF_FILE alu_bit_select.bdf
|
||||
set_global_assignment -name BDF_FILE alu.bdf
|
||||
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
|
||||
@@ -0,0 +1,229 @@
|
||||
//==============================================================
|
||||
// Test complete ALU block
|
||||
//==============================================================
|
||||
`timescale 100 ns/ 100 ns
|
||||
|
||||
module test_alu;
|
||||
|
||||
// ----------------- CLOCKS AND RESET -----------------
|
||||
// Define one full T-clock cycle delay
|
||||
`define T #2
|
||||
bit clk = 1;
|
||||
initial repeat (24) #1 clk = ~clk;
|
||||
|
||||
// ------------------------ BUS LOGIC ------------------------
|
||||
// Bus control
|
||||
logic alu_oe; // ALU unit output enable to the outside bus
|
||||
|
||||
// Write to the ALU internal data buses
|
||||
logic alu_op1_oe; // Enable writing by the OP1 latch
|
||||
logic alu_op2_oe; // Enable writing by the OP2 latch
|
||||
logic alu_res_oe; // Enable writing by the ALU result latch
|
||||
logic alu_shift_oe; // Enable writing by the input shifter
|
||||
logic alu_bs_oe; // Enable writing by the input bit selector
|
||||
// Our own test internal mux to select ALU bus writers
|
||||
logic [2:0] bus_sel; // Select internal bus writer:
|
||||
|
||||
typedef enum logic[2:0] {
|
||||
BUS_HIGHZ, BUS_OP1, BUS_OP2, BUS_RES, BUS_SHIFT, BUS_BS
|
||||
} bus_t;
|
||||
|
||||
// Mux to select only one block to drive internal ALU bus
|
||||
always_comb
|
||||
begin
|
||||
alu_op1_oe = 0;
|
||||
alu_op2_oe = 0;
|
||||
alu_res_oe = 0;
|
||||
alu_shift_oe = 0;
|
||||
alu_bs_oe = 0;
|
||||
case (bus_sel)
|
||||
BUS_OP1 : alu_op1_oe = 1;
|
||||
BUS_OP2 : alu_op2_oe = 1;
|
||||
BUS_RES : alu_res_oe = 1;
|
||||
BUS_SHIFT : alu_shift_oe = 1;
|
||||
BUS_BS : alu_bs_oe = 1;
|
||||
endcase
|
||||
end
|
||||
|
||||
// ------------------------ INPUT ------------------------
|
||||
// Input shifter control wires and output from the shifter
|
||||
logic alu_shift_in; // Carry-in into the shifter
|
||||
logic alu_shift_right; // Shift right
|
||||
logic alu_shift_left; // Shift left
|
||||
wire alu_shift_db0; // Output db[0] from the shifter for the shift logic
|
||||
wire alu_shift_db7; // Output db[7] from the shifter for the shift logic
|
||||
|
||||
// Input bit selector control wires
|
||||
logic [2:0] bsel; // Selects a bit to generate
|
||||
|
||||
// Operator latch 1 mux select
|
||||
logic alu_op1_sel_bus; // OP1 is read from the internal bus
|
||||
logic alu_op1_sel_low; // OP1 is read from the low nibble
|
||||
logic alu_op1_sel_zero; // OP1 is loaded with zero
|
||||
|
||||
// Operator 2 latch mux select
|
||||
logic alu_op2_sel_bus; // OP2 is read from the internal bus
|
||||
logic alu_op2_sel_lq; // OP2 is read from the L-Q gates (see schematic)
|
||||
logic alu_op2_sel_zero; // OP2 is loaded with zero
|
||||
|
||||
// ALU operator mux select
|
||||
logic alu_sel_op2_neg; // Selects complemented OP2
|
||||
logic alu_sel_op2_high; // Selects high OP2 nibble as opposed to low
|
||||
|
||||
// ALU Core operations
|
||||
logic alu_core_cf_in; // Carry input into the ALU core
|
||||
logic alu_core_R; // Operation control "R"
|
||||
logic alu_core_S; // Operation control "S"
|
||||
logic alu_core_V; // Operation control "V"
|
||||
logic alu_op_low; // Signal to compute and store the low nibble (see schematic)
|
||||
wire alu_core_cf_out; // Output carry bit from the ALU core
|
||||
wire alu_vf_out; // Output overflow flag from the ALU
|
||||
|
||||
// Zero-detect, parity calculation, flag preparation and DAA-preparation logic
|
||||
logic alu_parity_in; // Input parity bit from a previous nibble
|
||||
wire alu_parity_out; // Output parity on the result and a previous nibble
|
||||
wire alu_zero; // Output signal that the result is zero
|
||||
wire alu_sf_out; // Output signal containing the result sign bit
|
||||
wire alu_yf_out; // Output signal containing the result[5] bit which is YF
|
||||
wire alu_xf_out; // Output signal containing the result[3] bit which is XF
|
||||
wire alu_low_gt_9; // Output signal that the low nibble result > 9
|
||||
wire alu_high_gt_9; // Output signal that the high nibble result > 9
|
||||
wire alu_high_eq_9; // Output signal that the high nibble result == 9
|
||||
|
||||
// ------------------------ BUSSES ------------------------
|
||||
// Bidirectional data bus, interface to the outside world
|
||||
logic [7:0] db_w; // Drive it using this bus
|
||||
wire [7:0] db; // Read it using this bus
|
||||
|
||||
wire [3:0] test_db_low; // Test point to probe internal low nibble bus
|
||||
wire [3:0] test_db_high; // Test point to probe internal high nibble bus
|
||||
|
||||
// ------------------------ FLAGS ------------------------
|
||||
reg cf; // Carry flag
|
||||
reg pf; // Parity flag
|
||||
reg hf; // Half-carry flag
|
||||
|
||||
// ----------------- TEST -------------------
|
||||
initial begin
|
||||
// Init / reset
|
||||
db_w = 8'h00;
|
||||
bus_sel = BUS_HIGHZ;
|
||||
|
||||
alu_shift_in = 0;
|
||||
alu_shift_right = 0;
|
||||
alu_shift_left = 0;
|
||||
|
||||
bsel = 2'h0;
|
||||
|
||||
alu_op1_sel_bus = 0;
|
||||
alu_op1_sel_low = 0;
|
||||
alu_op1_sel_zero = 0;
|
||||
|
||||
alu_op2_sel_bus = 0;
|
||||
alu_op2_sel_lq = 0;
|
||||
alu_op2_sel_zero = 0;
|
||||
|
||||
alu_sel_op2_neg = 0;
|
||||
alu_sel_op2_high = 0;
|
||||
|
||||
alu_parity_in = 0;
|
||||
alu_core_cf_in = 0;
|
||||
alu_core_R = 0;
|
||||
alu_core_S = 0;
|
||||
alu_core_V = 0;
|
||||
alu_op_low = 0;
|
||||
|
||||
cf = 0;
|
||||
hf = 0;
|
||||
pf = 0;
|
||||
|
||||
//------------------------------------------------------------
|
||||
// Test loading to internal bus from the input shifter through the OP1 latch
|
||||
`T db_w = 8'h24; // High: 0010 Low: 0100
|
||||
bus_sel = BUS_SHIFT;
|
||||
alu_shift_right = 1; // Enable shift and shift *right*
|
||||
alu_shift_in = 1; // shift in <- 1
|
||||
alu_op1_sel_bus = 1; // Write into the OP1 latch
|
||||
|
||||
`T db_w = 'z;
|
||||
alu_op1_sel_bus = 0;
|
||||
alu_shift_in = 0;
|
||||
bus_sel = BUS_OP1; // Read back OP1 latch
|
||||
alu_shift_right = 0;
|
||||
// Expected output on the external ALU bus : 1001 0010, 0x92
|
||||
`T assert(db==8'h92);
|
||||
// Reset
|
||||
bus_sel = BUS_HIGHZ;
|
||||
|
||||
//------------------------------------------------------------
|
||||
// Test loading to internal bus from the input bit selector through the OP2 latch
|
||||
`T db_w = 'z; // Not using external bus to load, but the bit-select
|
||||
bsel = 2'h3; // Bit 3: 0000 1000
|
||||
bus_sel = BUS_BS;
|
||||
alu_op2_sel_bus = 1; // Write into the OP2 latch
|
||||
|
||||
`T db_w = 'z;
|
||||
alu_op2_sel_bus = 0;
|
||||
alu_shift_in = 0;
|
||||
bus_sel = BUS_OP2;
|
||||
bsel = 2'h0;
|
||||
// Expected output on the external ALU bus : 0000 1000, 0x08
|
||||
`T assert(db==8'h08);
|
||||
// Reset
|
||||
`T bus_sel = BUS_HIGHZ;
|
||||
|
||||
//------------------------------------------------------------
|
||||
// Test the full adding function, ADD
|
||||
`T db_w = 8'h8C; // Operand 1: 8C
|
||||
bus_sel = BUS_SHIFT; // Shifter writes to internal bus
|
||||
alu_op1_sel_bus = 1; // Write into the OP1 latch
|
||||
|
||||
`T db_w = 8'h68; // Operand 1: 68
|
||||
alu_op_low = 1; // Perform the low nibble calculation
|
||||
alu_op1_sel_bus = 0;
|
||||
bus_sel = BUS_SHIFT; // Shifter writes to internal bus
|
||||
alu_op2_sel_bus = 1; // Write into the OP2 latch
|
||||
// Do a low nibble addition in this cycle
|
||||
alu_sel_op2_high = 0; // ALU select low OP nibble
|
||||
alu_parity_in = 0; // Reset parity of the nibble
|
||||
alu_core_cf_in = 0; // CF in 0
|
||||
alu_core_R = 0;
|
||||
alu_core_S = 0;
|
||||
alu_core_V = 0;
|
||||
hf = alu_core_cf_out; // Load the HF with the half-carry out
|
||||
pf = alu_parity_out; // Load the PF with the parity of the nibble result
|
||||
|
||||
`T db_w = 'z;
|
||||
alu_op_low = 0; // Perform the high nibble calculation
|
||||
alu_op2_sel_bus = 0;
|
||||
alu_sel_op2_high = 1; // ALU select high OP2 nibble
|
||||
alu_core_cf_in = 0;
|
||||
alu_core_cf_in = hf; // Carry in the half-carry
|
||||
alu_parity_in = pf; // Parity in the parity of the low result nibble
|
||||
bus_sel = BUS_RES; // ALU result latch writes to the bus
|
||||
// Expected output on the external ALU bus : 8C + 68 = F4
|
||||
`T assert(db==8'hF4);
|
||||
// Reset
|
||||
bus_sel = BUS_HIGHZ;
|
||||
|
||||
`T $display("End of test");
|
||||
end
|
||||
|
||||
//--------------------------------------------------------------
|
||||
// External bus logic
|
||||
assign db = db_w; // Drive 3-state bidirectional bus
|
||||
always_comb // Output internal ALU bus only when our
|
||||
begin // test is not driving it
|
||||
if (db_w==='z)
|
||||
alu_oe = 1;
|
||||
else
|
||||
alu_oe = 0;
|
||||
end
|
||||
|
||||
//--------------------------------------------------------------
|
||||
// Instantiate ALU block and assign identical nets and variables
|
||||
//--------------------------------------------------------------
|
||||
|
||||
alu alu_inst( .* );
|
||||
|
||||
endmodule
|
||||
@@ -0,0 +1,135 @@
|
||||
//==============================================================
|
||||
// Test ALU core
|
||||
//==============================================================
|
||||
`timescale 100 ns/ 100 ns
|
||||
|
||||
module test_core;
|
||||
|
||||
// ----------------- INPUT -----------------
|
||||
reg [3:0] op1_sig; // Operand 1
|
||||
reg [3:0] op2_sig; // Operand 2
|
||||
reg cy_in_sig; // Carry in (to slice D)
|
||||
reg R_sig; // Operation control "R"
|
||||
reg S_sig; // Operation control "S"
|
||||
reg V_sig; // Operation control "V"
|
||||
|
||||
// ----------------- OUTPUT -----------------
|
||||
wire cy_out_sig; // Carry out (from slice A)
|
||||
wire vf_out_sig; // Overflow out
|
||||
wire [3:0] result_sig; // Result bits
|
||||
|
||||
// ----------------- TEST -------------------
|
||||
`define CHECK(arg) \
|
||||
assert(result_sig==arg);
|
||||
|
||||
initial begin
|
||||
//------------------------------------------------------------
|
||||
// Test ADD/ADC: R=0 S=0 V=0 Cin for ADC operation
|
||||
R_sig = 0;
|
||||
S_sig = 0;
|
||||
V_sig = 0;
|
||||
op1_sig = 4'h0; // 0 + 0 + 0 = 0
|
||||
op2_sig = 4'h0;
|
||||
cy_in_sig = 0;
|
||||
#1 `CHECK(4'h0);
|
||||
cy_in_sig = 1; // 0 + 0 + 1 = 1
|
||||
#1 `CHECK(4'h1);
|
||||
op1_sig = 4'h2; // 2 + 8 + 0 = A
|
||||
op2_sig = 4'h8;
|
||||
cy_in_sig = 0;
|
||||
#1 `CHECK(4'hA);
|
||||
cy_in_sig = 1; // 2 + 8 + 1 = B
|
||||
#1 `CHECK(4'hB);
|
||||
op1_sig = 4'hB; // B + 4 + 0 = F
|
||||
op2_sig = 4'h4;
|
||||
cy_in_sig = 0;
|
||||
#1 `CHECK(4'hF);
|
||||
cy_in_sig = 1; // B + 4 + 1 = 0 + CY
|
||||
#1 `CHECK(4'h0);
|
||||
op1_sig = 4'hD; // D + 6 + 0 = 3 + CY
|
||||
op2_sig = 4'h6;
|
||||
cy_in_sig = 0;
|
||||
#1 `CHECK(4'h3);
|
||||
cy_in_sig = 1; // D + 6 + 1 = 4 + CY
|
||||
#1 `CHECK(4'h4);
|
||||
|
||||
//------------------------------------------------------------
|
||||
// Test XOR: R=1 S=0 V=0 Cin=0
|
||||
#1
|
||||
R_sig = 1;
|
||||
S_sig = 0;
|
||||
V_sig = 0;
|
||||
cy_in_sig = 0;
|
||||
op1_sig = 4'h0; // 0 ^ 0 = 0
|
||||
op2_sig = 4'h0;
|
||||
#1 `CHECK(4'h0);
|
||||
op1_sig = 4'h3; // 3 ^ C = F
|
||||
op2_sig = 4'hC;
|
||||
#1 `CHECK(4'hF);
|
||||
op1_sig = 4'h6; // 6 ^ 3 = 5
|
||||
op2_sig = 4'h3;
|
||||
#1 `CHECK(4'h5);
|
||||
op1_sig = 4'hF; // F ^ F = 0
|
||||
op2_sig = 4'hF;
|
||||
#1 `CHECK(4'h0);
|
||||
|
||||
//------------------------------------------------------------
|
||||
// Test AND: R=0 S=1 V=0 Cin=1
|
||||
#1
|
||||
R_sig = 0;
|
||||
S_sig = 1;
|
||||
V_sig = 0;
|
||||
cy_in_sig = 1;
|
||||
op1_sig = 4'h0; // 0 & 0 = 0
|
||||
op2_sig = 4'h0;
|
||||
#1 `CHECK(4'h0);
|
||||
op1_sig = 4'h3; // 3 & C = 0
|
||||
op2_sig = 4'hC;
|
||||
#1 `CHECK(4'h0);
|
||||
op1_sig = 4'h6; // 6 & 3 = 2
|
||||
op2_sig = 4'h3;
|
||||
#1 `CHECK(4'h2);
|
||||
op1_sig = 4'hF; // F & F = F
|
||||
op2_sig = 4'hF;
|
||||
#1 `CHECK(4'hF);
|
||||
|
||||
//------------------------------------------------------------
|
||||
// Test OR: R=1 S=1 V=1 Cin=0
|
||||
#1
|
||||
R_sig = 1;
|
||||
S_sig = 1;
|
||||
V_sig = 1;
|
||||
cy_in_sig = 0;
|
||||
op1_sig = 4'h0; // 0 | 0 = 0
|
||||
op2_sig = 4'h0;
|
||||
#1 `CHECK(4'h0);
|
||||
op1_sig = 4'h3; // 3 | C = F
|
||||
op2_sig = 4'hC;
|
||||
#1 `CHECK(4'hF);
|
||||
op1_sig = 4'h6; // 6 | 3 = 7
|
||||
op2_sig = 4'h3;
|
||||
#1 `CHECK(4'h7);
|
||||
op1_sig = 4'hF; // F | F = F
|
||||
op2_sig = 4'hF;
|
||||
#1 `CHECK(4'hf);
|
||||
|
||||
#1 $display("End of test");
|
||||
end
|
||||
|
||||
//--------------------------------------------------------------
|
||||
// Instantiate ALU core block
|
||||
//--------------------------------------------------------------
|
||||
alu_core alu_core_inst
|
||||
(
|
||||
.cy_in(cy_in_sig) , // input cy_in_sig
|
||||
.op1(op1_sig[3:0]) , // input [3:0] op1_sig
|
||||
.op2(op2_sig[3:0]) , // input [3:0] op2_sig
|
||||
.S(S_sig) , // input S_sig
|
||||
.V(V_sig) , // input V_sig
|
||||
.R(R_sig) , // input R_sig
|
||||
.cy_out(cy_out_sig) , // output cy_out_sig
|
||||
.vf_out(vf_out_sig) , // output vf_out_sig
|
||||
.result(result_sig[3:0]) // output [3:0] result_sig
|
||||
);
|
||||
|
||||
endmodule
|
||||
@@ -0,0 +1,73 @@
|
||||
//==============================================================
|
||||
// Test ALU op1 MUX which is a bit more complicated
|
||||
//==============================================================
|
||||
`timescale 100 ns/ 100 ns
|
||||
|
||||
module test_mux_3z;
|
||||
|
||||
// ----------------- INPUT -----------------
|
||||
reg sel_a_sig;
|
||||
reg sel_b_sig;
|
||||
reg sel_zero_sig;
|
||||
reg [3:0] a_sig;
|
||||
reg [3:0] b_sig;
|
||||
|
||||
// ----------------- OUTPUT -----------------
|
||||
wire [3:0] Q_sig; // Output of a mux
|
||||
wire ena_out_sig; // Write enable to the latch
|
||||
|
||||
// ----------------- TEST -------------------
|
||||
`define CHECK(arg) \
|
||||
assert(Q_sig==arg);
|
||||
|
||||
initial begin
|
||||
sel_a_sig = 0;
|
||||
sel_b_sig = 0;
|
||||
sel_zero_sig = 0;
|
||||
a_sig = 4'hA;
|
||||
b_sig = 4'h5;
|
||||
#1 `CHECK(0);
|
||||
|
||||
sel_zero_sig = 0;
|
||||
sel_a_sig = 0;
|
||||
sel_b_sig = 0;
|
||||
#1 `CHECK(0);
|
||||
|
||||
sel_zero_sig = 1;
|
||||
sel_a_sig = 0;
|
||||
sel_b_sig = 0;
|
||||
#1 `CHECK(0);
|
||||
|
||||
sel_zero_sig = 0;
|
||||
sel_a_sig = 1;
|
||||
sel_b_sig = 0;
|
||||
#1 `CHECK(a_sig);
|
||||
|
||||
sel_zero_sig = 0;
|
||||
sel_a_sig = 0;
|
||||
sel_b_sig = 1;
|
||||
#1 `CHECK(b_sig);
|
||||
|
||||
sel_zero_sig = 1;
|
||||
sel_a_sig = 1;
|
||||
sel_b_sig = 1;
|
||||
#1 `CHECK(0);
|
||||
|
||||
#1 $display("End of test");
|
||||
end
|
||||
|
||||
//--------------------------------------------------------------
|
||||
// Instantiate a mux
|
||||
//--------------------------------------------------------------
|
||||
alu_mux_3z alu_mux_3z_inst
|
||||
(
|
||||
.sel_zero(sel_zero_sig) , // input sel_zero_sig
|
||||
.sel_a(sel_a_sig) , // input sel_a_sig
|
||||
.b(b_sig) , // input [3:0] b_sig
|
||||
.sel_b(sel_b_sig) , // input sel_b_sig
|
||||
.a(a_sig) , // input [3:0] a_sig
|
||||
.Q(Q_sig) , // output [3:0] Q_sig
|
||||
.ena(ena_out_sig) // output ena_out_sig
|
||||
);
|
||||
|
||||
endmodule
|
||||
@@ -0,0 +1,86 @@
|
||||
//==============================================================
|
||||
// Test ALU state preparation for DAA instruction
|
||||
//==============================================================
|
||||
`timescale 100 ns/ 100 ns
|
||||
|
||||
module test_prep_daa;
|
||||
|
||||
// ----------------- INPUT -----------------
|
||||
reg [3:0] low_sig; // Input data bus A (independent)
|
||||
reg [3:0] high_sig; // Input data bus B (independent)
|
||||
|
||||
// ----------------- OUTPUT -----------------
|
||||
wire low_gt_9_sig; // low bus > 9
|
||||
wire high_gt_9_sig; // high bus > 9
|
||||
wire high_eq_9_sig; // high bus == 9
|
||||
|
||||
// ----------------- TEST -------------------
|
||||
`define CHECK \
|
||||
assert(low_gt_9_sig==low_sig>9 && high_gt_9_sig==high_sig>9 && high_eq_9_sig==(high_sig==9));
|
||||
|
||||
initial begin
|
||||
low_sig = 4'h0;
|
||||
high_sig = 4'h0;
|
||||
#1 `CHECK
|
||||
low_sig = 4'h1;
|
||||
high_sig = 4'h1;
|
||||
#1 `CHECK
|
||||
low_sig = 4'h2;
|
||||
high_sig = 4'h2;
|
||||
#1 `CHECK
|
||||
low_sig = 4'h3;
|
||||
high_sig = 4'h3;
|
||||
#1 `CHECK
|
||||
low_sig = 4'h4;
|
||||
high_sig = 4'h4;
|
||||
#1 `CHECK
|
||||
low_sig = 4'h5;
|
||||
high_sig = 4'h5;
|
||||
#1 `CHECK
|
||||
low_sig = 4'h6;
|
||||
high_sig = 4'h6;
|
||||
#1 `CHECK
|
||||
low_sig = 4'h7;
|
||||
high_sig = 4'h7;
|
||||
#1 `CHECK
|
||||
low_sig = 4'h8;
|
||||
high_sig = 4'h8;
|
||||
#1 `CHECK
|
||||
low_sig = 4'h9;
|
||||
high_sig = 4'h9;
|
||||
#1 `CHECK
|
||||
low_sig = 4'hA;
|
||||
high_sig = 4'hA;
|
||||
#1 `CHECK
|
||||
low_sig = 4'hB;
|
||||
high_sig = 4'hB;
|
||||
#1 `CHECK
|
||||
low_sig = 4'hC;
|
||||
high_sig = 4'hC;
|
||||
#1 `CHECK
|
||||
low_sig = 4'hD;
|
||||
high_sig = 4'hD;
|
||||
#1 `CHECK
|
||||
low_sig = 4'hE;
|
||||
high_sig = 4'hE;
|
||||
#1 `CHECK
|
||||
low_sig = 4'hF;
|
||||
high_sig = 4'hF;
|
||||
#1 `CHECK
|
||||
|
||||
#1 $display("End of test");
|
||||
end
|
||||
|
||||
//--------------------------------------------------------------
|
||||
// Instantiate prep-DAA block
|
||||
//--------------------------------------------------------------
|
||||
alu_prep_daa alu_prep_daa_inst
|
||||
(
|
||||
.low(low_sig) , // input [3:0] low_sig
|
||||
.high(high_sig) , // input [3:0] high_sig
|
||||
.low_gt_9(low_gt_9_sig) , // output low_gt_9_sig
|
||||
.high_eq_9(high_eq_9_sig) , // output high_eq_9_sig
|
||||
.high_gt_9(high_gt_9_sig) // output high_gt_9_sig
|
||||
);
|
||||
|
||||
endmodule
|
||||
@@ -0,0 +1,169 @@
|
||||
//==============================================================
|
||||
// Test ALU shifter core block
|
||||
//==============================================================
|
||||
`timescale 100 ns/ 100 ns
|
||||
|
||||
module test_shifter_core;
|
||||
|
||||
// ----------------- INPUT -----------------
|
||||
logic [7:0] db; // Input data bus
|
||||
logic shift_in; // Input bit to be shifted in
|
||||
logic shift_left; // Input control to left-shift
|
||||
logic shift_right; // Input control to right-shift
|
||||
|
||||
// ----------------- OUTPUT -----------------
|
||||
wire shift_db0; // db[0] for shift logic
|
||||
wire shift_db7; // db[7] for shift logic
|
||||
wire [3:0] out_high; // To internal ALU bus, high nibble
|
||||
wire [3:0] out_low; // ..low nibble
|
||||
|
||||
// ----------------- TEST -------------------
|
||||
`define CHECK(arg) \
|
||||
assert({out_high,out_low}==arg);
|
||||
|
||||
initial begin
|
||||
db = 8'h00;
|
||||
shift_left = 0;
|
||||
shift_right = 0;
|
||||
shift_in = 0;
|
||||
|
||||
//------------------------------------------------------------
|
||||
// Test load without shifting
|
||||
db = 8'hAA;
|
||||
#1 `CHECK(8'hAA);
|
||||
db = 8'h55;
|
||||
#1 `CHECK(8'h55);
|
||||
|
||||
//------------------------------------------------------------
|
||||
// Test right shift, no carry-in
|
||||
#1 db = 8'b00000001;
|
||||
shift_right = 1;
|
||||
shift_in = 0;
|
||||
#1 `CHECK(8'b00000000);
|
||||
db = 8'b00000010;
|
||||
#1 `CHECK(8'b00000001);
|
||||
db = 8'b00000100;
|
||||
#1 `CHECK(8'b00000010);
|
||||
db = 8'b00001000;
|
||||
#1 `CHECK(8'b00000100);
|
||||
db = 8'b00010000;
|
||||
#1 `CHECK(8'b00001000);
|
||||
db = 8'b00100000;
|
||||
#1 `CHECK(8'b00010000);
|
||||
db = 8'b01000000;
|
||||
#1 `CHECK(8'b00100000);
|
||||
db = 8'b10000000;
|
||||
#1 `CHECK(8'b01000000);
|
||||
|
||||
// With carry-in
|
||||
#1 db = 8'b00000001;
|
||||
shift_in = 1;
|
||||
#1 `CHECK(8'b10000000);
|
||||
db = 8'b00000010;
|
||||
#1 `CHECK(8'b10000001);
|
||||
db = 8'b00000100;
|
||||
#1 `CHECK(8'b10000010);
|
||||
db = 8'b00001000;
|
||||
#1 `CHECK(8'b10000100);
|
||||
db = 8'b00010000;
|
||||
#1 `CHECK(8'b10001000);
|
||||
db = 8'b00100000;
|
||||
#1 `CHECK(8'b10010000);
|
||||
db = 8'b01000000;
|
||||
#1 `CHECK(8'b10100000);
|
||||
db = 8'b10000000;
|
||||
#1 `CHECK(8'b11000000);
|
||||
|
||||
//------------------------------------------------------------
|
||||
// Test left shift, no carry-in
|
||||
#1 db = 8'b00000001;
|
||||
shift_right = 0;
|
||||
shift_left = 1;
|
||||
shift_in = 0;
|
||||
#1 `CHECK(8'b00000010);
|
||||
db = 8'b00000010;
|
||||
#1 `CHECK(8'b00000100);
|
||||
db = 8'b00000100;
|
||||
#1 `CHECK(8'b00001000);
|
||||
db = 8'b00001000;
|
||||
#1 `CHECK(8'b00010000);
|
||||
db = 8'b00010000;
|
||||
#1 `CHECK(8'b00100000);
|
||||
db = 8'b00100000;
|
||||
#1 `CHECK(8'b01000000);
|
||||
db = 8'b01000000;
|
||||
#1 `CHECK(8'b10000000);
|
||||
db = 8'b10000000;
|
||||
#1 `CHECK(8'b00000000);
|
||||
|
||||
// With carry-in
|
||||
#1 db = 8'b00000001;
|
||||
shift_in = 1;
|
||||
#1 `CHECK(8'b00000011);
|
||||
db = 8'b00000010;
|
||||
#1 `CHECK(8'b00000101);
|
||||
db = 8'b00000100;
|
||||
#1 `CHECK(8'b00001001);
|
||||
db = 8'b00001000;
|
||||
#1 `CHECK(8'b00010001);
|
||||
db = 8'b00010000;
|
||||
#1 `CHECK(8'b00100001);
|
||||
db = 8'b00100000;
|
||||
#1 `CHECK(8'b01000001);
|
||||
db = 8'b01000000;
|
||||
#1 `CHECK(8'b10000001);
|
||||
db = 8'b10000000;
|
||||
#1 `CHECK(8'b00000001);
|
||||
|
||||
//------------------------------------------------------------
|
||||
// Test right shift, no carry-in - special SRA instruction
|
||||
// This instruction simply duplicates bit [7] instead of using CY
|
||||
#1 db = 8'b00000001;
|
||||
shift_right = 1;
|
||||
shift_left = 0;
|
||||
shift_in = shift_db7;
|
||||
#1 `CHECK(8'b10000000);
|
||||
db = 8'b00000010;
|
||||
#1 `CHECK(8'b10000001);
|
||||
db = 8'b00000100;
|
||||
#1 `CHECK(8'b10000010);
|
||||
db = 8'b00001000;
|
||||
#1 `CHECK(8'b10000100);
|
||||
db = 8'b00010000;
|
||||
#1 `CHECK(8'b10001000);
|
||||
db = 8'b00100000;
|
||||
#1 `CHECK(8'b10010000);
|
||||
db = 8'b01000000;
|
||||
#1 `CHECK(8'b10100000);
|
||||
db = 8'b10000000;
|
||||
#1 `CHECK(8'b11000000);
|
||||
|
||||
// With carry-in
|
||||
#1 db = 8'b00000001;
|
||||
shift_in = 1;
|
||||
#1 `CHECK(8'b10000000);
|
||||
db = 8'b00000010;
|
||||
#1 `CHECK(8'b10000001);
|
||||
db = 8'b00000100;
|
||||
#1 `CHECK(8'b10000010);
|
||||
db = 8'b00001000;
|
||||
#1 `CHECK(8'b10000100);
|
||||
db = 8'b00010000;
|
||||
#1 `CHECK(8'b10001000);
|
||||
db = 8'b00100000;
|
||||
#1 `CHECK(8'b10010000);
|
||||
db = 8'b01000000;
|
||||
#1 `CHECK(8'b10100000);
|
||||
db = 8'b10000000;
|
||||
#1 `CHECK(8'b11000000);
|
||||
|
||||
#1 $display("End of test");
|
||||
end
|
||||
|
||||
//--------------------------------------------------------------
|
||||
// Instantiate shifter core block and assign identical nets and variables
|
||||
//--------------------------------------------------------------
|
||||
|
||||
alu_shifter_core alu_shifter_core_inst( .* );
|
||||
|
||||
endmodule
|
||||
@@ -0,0 +1,184 @@
|
||||
//==============================================================
|
||||
// Test ALU slice
|
||||
//==============================================================
|
||||
`timescale 100 ns/ 100 ns
|
||||
|
||||
module test_slice;
|
||||
|
||||
// ----------------- INPUT -----------------
|
||||
reg [3:0] op1_sig; // Operand 1
|
||||
reg [3:0] op2_sig; // Operand 2
|
||||
reg cy_in_sig; // Carry in (to slice D)
|
||||
reg R_sig; // Operation control "R"
|
||||
reg S_sig; // Operation control "S"
|
||||
reg V_sig; // Operation control "V"
|
||||
|
||||
// ----------------- OUTPUT -----------------
|
||||
wire cy_out_sig; // Carry out (from slice A)
|
||||
wire [3:0] result_sig; // Result bits
|
||||
|
||||
// ----------------- CONNECTIONS -----------------
|
||||
wire cy_out_D_sig; // Carry out from slice D into slice C
|
||||
wire cy_out_C_sig; // Carry out from slice C into slice B
|
||||
wire cy_out_B_sig; // Carry out from slice B into slice A
|
||||
|
||||
// ----------------- TEST -------------------
|
||||
`define CHECK(arg) \
|
||||
assert(result_sig==arg);
|
||||
|
||||
initial begin
|
||||
op1_sig = '0;
|
||||
op2_sig = '0;
|
||||
cy_in_sig = 0;
|
||||
R_sig = 0;
|
||||
S_sig = 0;
|
||||
V_sig = 0;
|
||||
|
||||
//------------------------------------------------------------
|
||||
// Test ADD/ADC: R=0 S=0 V=0 Cin for ADC operation
|
||||
R_sig = 0;
|
||||
S_sig = 0;
|
||||
V_sig = 0;
|
||||
op1_sig = 4'h0; // 0 + 0 + 0 = 0
|
||||
op2_sig = 4'h0;
|
||||
cy_in_sig = 0;
|
||||
#1 `CHECK(0);
|
||||
cy_in_sig = 1; // 0 + 0 + 1 = 1
|
||||
#1 `CHECK(1);
|
||||
op1_sig = 4'h2; // 2 + 8 + 0 = A
|
||||
op2_sig = 4'h8;
|
||||
cy_in_sig = 0;
|
||||
#1 `CHECK(4'hA);
|
||||
cy_in_sig = 1; // 2 + 8 + 1 = B
|
||||
#1 `CHECK(4'hB);
|
||||
op1_sig = 4'hB; // B + 4 + 0 = F
|
||||
op2_sig = 4'h4;
|
||||
cy_in_sig = 0;
|
||||
#1 `CHECK(4'hF);
|
||||
cy_in_sig = 1; // B + 4 + 1 = 0 + CY
|
||||
#1 `CHECK(4'h0);
|
||||
op1_sig = 4'hD; // D + 6 + 0 = 3 + CY
|
||||
op2_sig = 4'h6;
|
||||
cy_in_sig = 0;
|
||||
#1 `CHECK(4'h3);
|
||||
cy_in_sig = 1; // D + 6 + 1 = 4 + CY
|
||||
#1 `CHECK(4'h4);
|
||||
|
||||
//------------------------------------------------------------
|
||||
// Test XOR: R=1 S=0 V=0 Cin=0
|
||||
#1
|
||||
R_sig = 1;
|
||||
S_sig = 0;
|
||||
V_sig = 0;
|
||||
cy_in_sig = 0;
|
||||
op1_sig = 4'h0; // 0 ^ 0 = 0
|
||||
op2_sig = 4'h0;
|
||||
#1 `CHECK(4'h0);
|
||||
op1_sig = 4'h3; // 3 ^ C = F
|
||||
op2_sig = 4'hC;
|
||||
#1 `CHECK(4'hF);
|
||||
op1_sig = 4'h6; // 6 ^ 3 = 5
|
||||
op2_sig = 4'h3;
|
||||
#1 `CHECK(4'h5);
|
||||
op1_sig = 4'hF; // F ^ F = 0
|
||||
op2_sig = 4'hF;
|
||||
#1 `CHECK(4'h0);
|
||||
|
||||
//------------------------------------------------------------
|
||||
// Test AND: R=0 S=1 V=0 Cin=1
|
||||
#1
|
||||
R_sig = 0;
|
||||
S_sig = 1;
|
||||
V_sig = 0;
|
||||
cy_in_sig = 1;
|
||||
op1_sig = 4'h0; // 0 & 0 = 0
|
||||
op2_sig = 4'h0;
|
||||
#1 `CHECK(4'h0);
|
||||
op1_sig = 4'h3; // 3 & C = 0
|
||||
op2_sig = 4'hC;
|
||||
#1 `CHECK(4'h0);
|
||||
op1_sig = 4'h6; // 6 & 3 = 2
|
||||
op2_sig = 4'h3;
|
||||
#1 `CHECK(4'h2);
|
||||
op1_sig = 4'hF; // F & F = F
|
||||
op2_sig = 4'hF;
|
||||
#1 `CHECK(4'hF);
|
||||
|
||||
//------------------------------------------------------------
|
||||
// Test OR: R=1 S=1 V=1 Cin=0
|
||||
#1
|
||||
R_sig = 1;
|
||||
S_sig = 1;
|
||||
V_sig = 1;
|
||||
cy_in_sig = 0;
|
||||
op1_sig = 4'h0; // 0 | 0 = 0
|
||||
op2_sig = 4'h0;
|
||||
#1 `CHECK(4'h0);
|
||||
op1_sig = 4'h3; // 3 | C = F
|
||||
op2_sig = 4'hC;
|
||||
#1 `CHECK(4'hF);
|
||||
op1_sig = 4'h6; // 6 | 3 = 7
|
||||
op2_sig = 4'h3;
|
||||
#1 `CHECK(4'h7);
|
||||
op1_sig = 4'hF; // F | F = F
|
||||
op2_sig = 4'hF;
|
||||
#1 `CHECK(4'hF);
|
||||
|
||||
#1 $display("End of test");
|
||||
end
|
||||
|
||||
//--------------------------------------------------------------
|
||||
// Instantiate 4 ALU slice units, daisy-chained; MSB is slice A
|
||||
//
|
||||
// slice_A slice_B slice_C slice_D
|
||||
// cy_out <= [3] [2] [1] [0] <= cy_in
|
||||
//--------------------------------------------------------------
|
||||
alu_slice slice_A
|
||||
(
|
||||
.op1(op1_sig[3]) , // input op1_sig
|
||||
.op2(op2_sig[3]) , // input op2_sig
|
||||
.cy_in(cy_out_B_sig) , // input cy_in_sig
|
||||
.R(R_sig) , // input R_sig
|
||||
.S(S_sig) , // input S_sig
|
||||
.V(V_sig) , // input V_sig
|
||||
.cy_out(cy_out_sig) , // output cy_out_sig
|
||||
.result(result_sig[3]) // output result_sig
|
||||
);
|
||||
|
||||
alu_slice slice_B
|
||||
(
|
||||
.op1(op1_sig[2]) , // input op1_sig
|
||||
.op2(op2_sig[2]) , // input op2_sig
|
||||
.cy_in(cy_out_C_sig) , // input cy_in_sig
|
||||
.R(R_sig) , // input R_sig
|
||||
.S(S_sig) , // input S_sig
|
||||
.V(V_sig) , // input V_sig
|
||||
.cy_out(cy_out_B_sig) , // output cy_out_sig
|
||||
.result(result_sig[2]) // output result_sig
|
||||
);
|
||||
|
||||
alu_slice slice_C
|
||||
(
|
||||
.op1(op1_sig[1]) , // input op1_sig
|
||||
.op2(op2_sig[1]) , // input op2_sig
|
||||
.cy_in(cy_out_D_sig) , // input cy_in_sig
|
||||
.R(R_sig) , // input R_sig
|
||||
.S(S_sig) , // input S_sig
|
||||
.V(V_sig) , // input V_sig
|
||||
.cy_out(cy_out_C_sig) , // output cy_out_sig
|
||||
.result(result_sig[1]) // output result_sig
|
||||
);
|
||||
|
||||
alu_slice slice_D
|
||||
(
|
||||
.op1(op1_sig[0]) , // input op1_sig
|
||||
.op2(op2_sig[0]) , // input op2_sig
|
||||
.cy_in(cy_in_sig) , // input cy_in_sig
|
||||
.R(R_sig) , // input R_sig
|
||||
.S(S_sig) , // input S_sig
|
||||
.V(V_sig) , // input V_sig
|
||||
.cy_out(cy_out_D_sig) , // output cy_out_sig
|
||||
.result(result_sig[0]) // output result_sig
|
||||
);
|
||||
|
||||
endmodule
|
||||
File diff suppressed because it is too large
Load Diff
@@ -0,0 +1,120 @@
|
||||
/*
|
||||
WARNING: Do NOT edit the input and output ports in this file in a text
|
||||
editor if you plan to continue editing the block that represents it in
|
||||
the Block Editor! File corruption is VERY likely to occur.
|
||||
*/
|
||||
/*
|
||||
Copyright (C) 1991-2013 Altera Corporation
|
||||
Your use of Altera Corporation's design tools, logic functions
|
||||
and other software and tools, and its AMPP partner logic
|
||||
functions, and any output files from any of the foregoing
|
||||
(including device programming or simulation files), and any
|
||||
associated documentation or information are expressly subject
|
||||
to the terms and conditions of the Altera Program License
|
||||
Subscription Agreement, Altera MegaCore Function License
|
||||
Agreement, or other applicable license agreement, including,
|
||||
without limitation, that your use is for the sole purpose of
|
||||
programming logic devices manufactured by Altera and sold by
|
||||
Altera or its authorized distributors. Please refer to the
|
||||
applicable agreement for further details.
|
||||
*/
|
||||
(header "symbol" (version "1.2"))
|
||||
(symbol
|
||||
(rect 16 16 240 240)
|
||||
(text "address_latch" (rect 5 0 86 14)(font "Arial" (font_size 8)))
|
||||
(text "inst" (rect 8 208 25 220)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "clrpc" (rect 0 0 28 14)(font "Arial" (font_size 8)))
|
||||
(text "clrpc" (rect 21 27 49 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 32)(pt 16 32))
|
||||
)
|
||||
(port
|
||||
(pt 0 48)
|
||||
(input)
|
||||
(text "ctl_bus_inc_oe" (rect 0 0 86 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_bus_inc_oe" (rect 21 43 107 57)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 48)(pt 16 48))
|
||||
)
|
||||
(port
|
||||
(pt 0 64)
|
||||
(input)
|
||||
(text "ctl_inc_limit6" (rect 0 0 70 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_inc_limit6" (rect 21 59 91 73)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 64)(pt 16 64))
|
||||
)
|
||||
(port
|
||||
(pt 0 80)
|
||||
(input)
|
||||
(text "ctl_inc_dec" (rect 0 0 64 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_inc_dec" (rect 21 75 85 89)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 80)(pt 16 80))
|
||||
)
|
||||
(port
|
||||
(pt 0 96)
|
||||
(input)
|
||||
(text "ctl_inc_cy" (rect 0 0 57 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_inc_cy" (rect 21 91 78 105)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 96)(pt 16 96))
|
||||
)
|
||||
(port
|
||||
(pt 0 112)
|
||||
(input)
|
||||
(text "clk" (rect 0 0 15 14)(font "Arial" (font_size 8)))
|
||||
(text "clk" (rect 21 107 36 121)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 112)(pt 16 112))
|
||||
)
|
||||
(port
|
||||
(pt 0 128)
|
||||
(input)
|
||||
(text "ctl_al_we" (rect 0 0 55 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_al_we" (rect 21 123 76 137)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 128)(pt 16 128))
|
||||
)
|
||||
(port
|
||||
(pt 0 144)
|
||||
(input)
|
||||
(text "nreset" (rect 0 0 36 14)(font "Arial" (font_size 8)))
|
||||
(text "nreset" (rect 21 139 57 153)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 144)(pt 16 144))
|
||||
)
|
||||
(port
|
||||
(pt 0 160)
|
||||
(input)
|
||||
(text "ctl_apin_mux2" (rect 0 0 81 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_apin_mux2" (rect 21 155 102 169)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 160)(pt 16 160))
|
||||
)
|
||||
(port
|
||||
(pt 0 176)
|
||||
(input)
|
||||
(text "ctl_apin_mux" (rect 0 0 74 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_apin_mux" (rect 21 171 95 185)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 176)(pt 16 176))
|
||||
)
|
||||
(port
|
||||
(pt 224 48)
|
||||
(output)
|
||||
(text "address_is_1" (rect 0 0 77 14)(font "Arial" (font_size 8)))
|
||||
(text "address_is_1" (rect 126 43 203 57)(font "Arial" (font_size 8)))
|
||||
(line (pt 224 48)(pt 208 48))
|
||||
)
|
||||
(port
|
||||
(pt 224 64)
|
||||
(output)
|
||||
(text "address[15..0]" (rect 0 0 82 14)(font "Arial" (font_size 8)))
|
||||
(text "address[15..0]" (rect 121 59 203 73)(font "Arial" (font_size 8)))
|
||||
(line (pt 224 64)(pt 208 64)(line_width 3))
|
||||
)
|
||||
(port
|
||||
(pt 224 32)
|
||||
(bidir)
|
||||
(text "abus[15..0]" (rect 0 0 63 14)(font "Arial" (font_size 8)))
|
||||
(text "abus[15..0]" (rect 140 27 203 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 224 32)(pt 208 32)(line_width 3))
|
||||
)
|
||||
(drawing
|
||||
(rectangle (rect 16 16 208 208))
|
||||
)
|
||||
)
|
||||
@@ -0,0 +1,128 @@
|
||||
// Copyright (C) 1991-2013 Altera Corporation
|
||||
// Your use of Altera Corporation's design tools, logic functions
|
||||
// and other software and tools, and its AMPP partner logic
|
||||
// functions, and any output files from any of the foregoing
|
||||
// (including device programming or simulation files), and any
|
||||
// associated documentation or information are expressly subject
|
||||
// to the terms and conditions of the Altera Program License
|
||||
// Subscription Agreement, Altera MegaCore Function License
|
||||
// Agreement, or other applicable license agreement, including,
|
||||
// without limitation, that your use is for the sole purpose of
|
||||
// programming logic devices manufactured by Altera and sold by
|
||||
// Altera or its authorized distributors. Please refer to the
|
||||
// applicable agreement for further details.
|
||||
|
||||
// PROGRAM "Quartus II 64-Bit"
|
||||
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"
|
||||
// CREATED "Sat Feb 27 08:13:14 2016"
|
||||
|
||||
module address_latch(
|
||||
ctl_inc_cy,
|
||||
ctl_inc_dec,
|
||||
ctl_al_we,
|
||||
ctl_inc_limit6,
|
||||
ctl_bus_inc_oe,
|
||||
clk,
|
||||
ctl_apin_mux,
|
||||
ctl_apin_mux2,
|
||||
clrpc,
|
||||
nreset,
|
||||
address_is_1,
|
||||
abus,
|
||||
address
|
||||
);
|
||||
|
||||
|
||||
input wire ctl_inc_cy;
|
||||
input wire ctl_inc_dec;
|
||||
input wire ctl_al_we;
|
||||
input wire ctl_inc_limit6;
|
||||
input wire ctl_bus_inc_oe;
|
||||
input wire clk;
|
||||
input wire ctl_apin_mux;
|
||||
input wire ctl_apin_mux2;
|
||||
input wire clrpc;
|
||||
input wire nreset;
|
||||
output wire address_is_1;
|
||||
inout wire [15:0] abus;
|
||||
output wire [15:0] address;
|
||||
|
||||
wire [15:0] abusz;
|
||||
reg [15:0] Q;
|
||||
wire SYNTHESIZED_WIRE_0;
|
||||
wire SYNTHESIZED_WIRE_1;
|
||||
wire SYNTHESIZED_WIRE_2;
|
||||
wire [15:0] SYNTHESIZED_WIRE_7;
|
||||
wire SYNTHESIZED_WIRE_4;
|
||||
wire [15:0] SYNTHESIZED_WIRE_5;
|
||||
|
||||
|
||||
|
||||
|
||||
|
||||
always@(posedge clk or negedge nreset)
|
||||
begin
|
||||
if (!nreset)
|
||||
begin
|
||||
Q[15:0] <= 16'b0000000000000000;
|
||||
end
|
||||
else
|
||||
if (ctl_al_we)
|
||||
begin
|
||||
Q[15:0] <= abusz[15:0];
|
||||
end
|
||||
end
|
||||
|
||||
assign address_is_1 = ~(SYNTHESIZED_WIRE_0 | SYNTHESIZED_WIRE_1);
|
||||
|
||||
assign abusz = {SYNTHESIZED_WIRE_2,SYNTHESIZED_WIRE_2,SYNTHESIZED_WIRE_2,SYNTHESIZED_WIRE_2,SYNTHESIZED_WIRE_2,SYNTHESIZED_WIRE_2,SYNTHESIZED_WIRE_2,SYNTHESIZED_WIRE_2,SYNTHESIZED_WIRE_2,SYNTHESIZED_WIRE_2,SYNTHESIZED_WIRE_2,SYNTHESIZED_WIRE_2,SYNTHESIZED_WIRE_2,SYNTHESIZED_WIRE_2,SYNTHESIZED_WIRE_2,SYNTHESIZED_WIRE_2} & abus;
|
||||
|
||||
assign abus[15] = ctl_bus_inc_oe ? SYNTHESIZED_WIRE_7[15] : 1'bz;
|
||||
assign abus[14] = ctl_bus_inc_oe ? SYNTHESIZED_WIRE_7[14] : 1'bz;
|
||||
assign abus[13] = ctl_bus_inc_oe ? SYNTHESIZED_WIRE_7[13] : 1'bz;
|
||||
assign abus[12] = ctl_bus_inc_oe ? SYNTHESIZED_WIRE_7[12] : 1'bz;
|
||||
assign abus[11] = ctl_bus_inc_oe ? SYNTHESIZED_WIRE_7[11] : 1'bz;
|
||||
assign abus[10] = ctl_bus_inc_oe ? SYNTHESIZED_WIRE_7[10] : 1'bz;
|
||||
assign abus[9] = ctl_bus_inc_oe ? SYNTHESIZED_WIRE_7[9] : 1'bz;
|
||||
assign abus[8] = ctl_bus_inc_oe ? SYNTHESIZED_WIRE_7[8] : 1'bz;
|
||||
assign abus[7] = ctl_bus_inc_oe ? SYNTHESIZED_WIRE_7[7] : 1'bz;
|
||||
assign abus[6] = ctl_bus_inc_oe ? SYNTHESIZED_WIRE_7[6] : 1'bz;
|
||||
assign abus[5] = ctl_bus_inc_oe ? SYNTHESIZED_WIRE_7[5] : 1'bz;
|
||||
assign abus[4] = ctl_bus_inc_oe ? SYNTHESIZED_WIRE_7[4] : 1'bz;
|
||||
assign abus[3] = ctl_bus_inc_oe ? SYNTHESIZED_WIRE_7[3] : 1'bz;
|
||||
assign abus[2] = ctl_bus_inc_oe ? SYNTHESIZED_WIRE_7[2] : 1'bz;
|
||||
assign abus[1] = ctl_bus_inc_oe ? SYNTHESIZED_WIRE_7[1] : 1'bz;
|
||||
assign abus[0] = ctl_bus_inc_oe ? SYNTHESIZED_WIRE_7[0] : 1'bz;
|
||||
|
||||
assign SYNTHESIZED_WIRE_0 = Q[7] | Q[5] | Q[6] | Q[4] | Q[2] | Q[3] | Q[1] | SYNTHESIZED_WIRE_4;
|
||||
|
||||
assign SYNTHESIZED_WIRE_1 = Q[15] | Q[13] | Q[14] | Q[12] | Q[10] | Q[11] | Q[9] | Q[8];
|
||||
|
||||
|
||||
address_mux b2v_inst7(
|
||||
.select(ctl_apin_mux2),
|
||||
.in0(SYNTHESIZED_WIRE_5),
|
||||
.in1(Q),
|
||||
.out(address));
|
||||
|
||||
assign SYNTHESIZED_WIRE_2 = ~clrpc;
|
||||
|
||||
|
||||
inc_dec b2v_inst_inc_dec(
|
||||
.limit6(ctl_inc_limit6),
|
||||
.decrement(ctl_inc_dec),
|
||||
.carry_in(ctl_inc_cy),
|
||||
.d(Q),
|
||||
.address(SYNTHESIZED_WIRE_7));
|
||||
|
||||
|
||||
address_mux b2v_mux(
|
||||
.select(ctl_apin_mux),
|
||||
.in0(abusz),
|
||||
.in1(SYNTHESIZED_WIRE_7),
|
||||
.out(SYNTHESIZED_WIRE_5));
|
||||
|
||||
assign SYNTHESIZED_WIRE_4 = ~Q[0];
|
||||
|
||||
|
||||
endmodule
|
||||
@@ -0,0 +1,292 @@
|
||||
/*
|
||||
WARNING: Do NOT edit the input and output ports in this file in a text
|
||||
editor if you plan to continue editing the block that represents it in
|
||||
the Block Editor! File corruption is VERY likely to occur.
|
||||
*/
|
||||
/*
|
||||
Copyright (C) 1991-2013 Altera Corporation
|
||||
Your use of Altera Corporation's design tools, logic functions
|
||||
and other software and tools, and its AMPP partner logic
|
||||
functions, and any output files from any of the foregoing
|
||||
(including device programming or simulation files), and any
|
||||
associated documentation or information are expressly subject
|
||||
to the terms and conditions of the Altera Program License
|
||||
Subscription Agreement, Altera MegaCore Function License
|
||||
Agreement, or other applicable license agreement, including,
|
||||
without limitation, that your use is for the sole purpose of
|
||||
programming logic devices manufactured by Altera and sold by
|
||||
Altera or its authorized distributors. Please refer to the
|
||||
applicable agreement for further details.
|
||||
*/
|
||||
(header "graphic" (version "1.4"))
|
||||
(pin
|
||||
(input)
|
||||
(rect 32 168 208 184)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "select" (rect 9 0 38 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 32 48 208 64)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "in1[15..0]" (rect 9 0 55 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 32 112 208 128)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "in0[15..0]" (rect 9 0 55 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 528 88 704 104)
|
||||
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||
(text "out[15..0]" (rect 90 0 137 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 52 4)(pt 78 4))
|
||||
(line (pt 52 12)(pt 78 12))
|
||||
(line (pt 52 12)(pt 52 4))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 82 8)(pt 78 12))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 336 40 400 88)
|
||||
(text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6)))
|
||||
(text "sel1" (rect 3 37 23 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 14 16))
|
||||
)
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 14 32))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 62 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 42 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 14 12)(pt 30 12))
|
||||
(line (pt 14 37)(pt 31 37))
|
||||
(line (pt 14 12)(pt 14 37))
|
||||
(arc (pt 31 37)(pt 30 12)(rect 18 12 43 37))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 336 104 400 152)
|
||||
(text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6)))
|
||||
(text "sel0" (rect 3 37 23 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 14 16))
|
||||
)
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 14 32))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 62 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 42 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 14 12)(pt 30 12))
|
||||
(line (pt 14 37)(pt 31 37))
|
||||
(line (pt 14 12)(pt 14 37))
|
||||
(arc (pt 31 37)(pt 30 12)(rect 18 12 43 37))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 432 72 496 120)
|
||||
(text "OR2" (rect 1 0 19 10)(font "Arial" (font_size 6)))
|
||||
(text "sel_or" (rect 3 37 32 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 15 32))
|
||||
)
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 15 16))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 62 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 48 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 14 36)(pt 25 36))
|
||||
(line (pt 14 13)(pt 25 13))
|
||||
(arc (pt 7 29)(pt 7 19)(rect -14 8 19 41))
|
||||
(arc (pt 49 24)(pt 25 13)(rect -6 13 57 76))
|
||||
(arc (pt 25 35)(pt 49 24)(rect -6 -27 57 36))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 256 160 304 192)
|
||||
(text "NOT" (rect 1 0 21 10)(font "Arial" (font_size 6)))
|
||||
(text "sel_not" (rect 3 21 38 33)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 13 16))
|
||||
)
|
||||
(port
|
||||
(pt 48 16)
|
||||
(output)
|
||||
(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 32 7 46 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 39 16)(pt 48 16))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 13 25)(pt 13 7))
|
||||
(line (pt 13 7)(pt 31 16))
|
||||
(line (pt 13 25)(pt 31 16))
|
||||
(circle (rect 31 12 39 20))
|
||||
)
|
||||
)
|
||||
(connector
|
||||
(pt 304 176)
|
||||
(pt 320 176)
|
||||
)
|
||||
(connector
|
||||
(pt 320 176)
|
||||
(pt 320 136)
|
||||
)
|
||||
(connector
|
||||
(pt 320 136)
|
||||
(pt 336 136)
|
||||
)
|
||||
(connector
|
||||
(pt 336 72)
|
||||
(pt 240 72)
|
||||
)
|
||||
(connector
|
||||
(pt 240 176)
|
||||
(pt 240 72)
|
||||
)
|
||||
(connector
|
||||
(pt 208 176)
|
||||
(pt 240 176)
|
||||
)
|
||||
(connector
|
||||
(pt 240 176)
|
||||
(pt 256 176)
|
||||
)
|
||||
(connector
|
||||
(pt 208 56)
|
||||
(pt 336 56)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 208 120)
|
||||
(pt 336 120)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 496 96)
|
||||
(pt 528 96)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 400 64)
|
||||
(pt 416 64)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 416 64)
|
||||
(pt 416 88)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 400 128)
|
||||
(pt 416 128)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 416 128)
|
||||
(pt 416 104)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 416 104)
|
||||
(pt 432 104)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 416 88)
|
||||
(pt 432 88)
|
||||
(bus)
|
||||
)
|
||||
(junction (pt 240 176))
|
||||
(title_block
|
||||
(rect 32 240 289 292)
|
||||
(name "title-custom-small")
|
||||
(section (rect 0 0 256 17)(text "PROJECT" (rect 2 0 52 12)(font "Arial" ))(text "A-Z80" (rect 56 2 94 17)(font "Arial" (font_size 9)(bold)))(border))
|
||||
(section (rect 104 0 256 17)(text "MODULE" (rect 2 1 48 13)(font "Arial" ))(text "address_mux" (rect 43 2 136 17)(font "Arial" (font_size 9)(bold)))(border))
|
||||
(section (rect 0 18 256 34)(text "DESIGNER" (rect 2 0 59 12)(font "Arial" ))(text "Goran Devic" (rect 56 2 135 17)(font "Arial" (font_size 9)))(border))
|
||||
(section (rect 0 35 256 51)(text "DATE" (rect 2 0 30 12)(font "Arial" ))(text "November 8, 2014" (rect 56 3 159 17)(font "Arial" (font_size 8)))(border))
|
||||
(section (rect 192 35 256 51)(text "REV" (rect 2 1 25 13)(font "Arial" ))(text "1.0" (rect 43 3 60 17)(font "Arial" (font_size 8)))(border))
|
||||
(drawing
|
||||
)
|
||||
)
|
||||
@@ -0,0 +1,62 @@
|
||||
/*
|
||||
WARNING: Do NOT edit the input and output ports in this file in a text
|
||||
editor if you plan to continue editing the block that represents it in
|
||||
the Block Editor! File corruption is VERY likely to occur.
|
||||
*/
|
||||
/*
|
||||
Copyright (C) 1991-2013 Altera Corporation
|
||||
Your use of Altera Corporation's design tools, logic functions
|
||||
and other software and tools, and its AMPP partner logic
|
||||
functions, and any output files from any of the foregoing
|
||||
(including device programming or simulation files), and any
|
||||
associated documentation or information are expressly subject
|
||||
to the terms and conditions of the Altera Program License
|
||||
Subscription Agreement, Altera MegaCore Function License
|
||||
Agreement, or other applicable license agreement, including,
|
||||
without limitation, that your use is for the sole purpose of
|
||||
programming logic devices manufactured by Altera and sold by
|
||||
Altera or its authorized distributors. Please refer to the
|
||||
applicable agreement for further details.
|
||||
*/
|
||||
(header "symbol" (version "1.2"))
|
||||
(symbol
|
||||
(rect 64 64 152 208)
|
||||
(text "address_mux" (rect 5 0 82 14)(font "Arial" (font_size 8)))
|
||||
(text "inst" (rect 0 128 17 140)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "in1[15..0]" (rect 0 0 51 14)(font "Arial" (font_size 8)))
|
||||
(text "in1[15..0]" (rect 21 27 72 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 32)(pt 16 32)(line_width 3))
|
||||
)
|
||||
(port
|
||||
(pt 0 72)
|
||||
(input)
|
||||
(text "in0[15..0]" (rect 0 0 51 14)(font "Arial" (font_size 8)))
|
||||
(text "in0[15..0]" (rect 21 67 72 81)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 72)(pt 16 72)(line_width 3))
|
||||
)
|
||||
(port
|
||||
(pt 0 120)
|
||||
(input)
|
||||
(text "select" (rect 0 0 34 14)(font "Arial" (font_size 8)))
|
||||
(text "select" (rect 5 99 39 113)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 120)(pt 16 120))
|
||||
)
|
||||
(port
|
||||
(pt 88 56)
|
||||
(output)
|
||||
(text "out[15..0]" (rect -72 0 -19 14)(font "Arial" (font_size 8)))
|
||||
(text "out[15..0]" (rect 24 48 77 62)(font "Arial" (font_size 8)))
|
||||
(line (pt 88 56)(pt 72 56)(line_width 3))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 8 16)(pt 80 40))
|
||||
(line (pt 8 120)(pt 48 120))
|
||||
(line (pt 80 40)(pt 80 72))
|
||||
(line (pt 8 16)(pt 8 96))
|
||||
(line (pt 80 72)(pt 8 96))
|
||||
(line (pt 48 120)(pt 48 80))
|
||||
)
|
||||
)
|
||||
@@ -0,0 +1,48 @@
|
||||
// Copyright (C) 1991-2013 Altera Corporation
|
||||
// Your use of Altera Corporation's design tools, logic functions
|
||||
// and other software and tools, and its AMPP partner logic
|
||||
// functions, and any output files from any of the foregoing
|
||||
// (including device programming or simulation files), and any
|
||||
// associated documentation or information are expressly subject
|
||||
// to the terms and conditions of the Altera Program License
|
||||
// Subscription Agreement, Altera MegaCore Function License
|
||||
// Agreement, or other applicable license agreement, including,
|
||||
// without limitation, that your use is for the sole purpose of
|
||||
// programming logic devices manufactured by Altera and sold by
|
||||
// Altera or its authorized distributors. Please refer to the
|
||||
// applicable agreement for further details.
|
||||
|
||||
// PROGRAM "Quartus II 64-Bit"
|
||||
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"
|
||||
// CREATED "Sat Nov 08 09:37:58 2014"
|
||||
|
||||
module address_mux(
|
||||
select,
|
||||
in0,
|
||||
in1,
|
||||
out
|
||||
);
|
||||
|
||||
|
||||
input wire select;
|
||||
input wire [15:0] in0;
|
||||
input wire [15:0] in1;
|
||||
output wire [15:0] out;
|
||||
|
||||
wire SYNTHESIZED_WIRE_0;
|
||||
wire [15:0] SYNTHESIZED_WIRE_1;
|
||||
wire [15:0] SYNTHESIZED_WIRE_2;
|
||||
|
||||
|
||||
|
||||
|
||||
assign SYNTHESIZED_WIRE_1 = in0 & {SYNTHESIZED_WIRE_0,SYNTHESIZED_WIRE_0,SYNTHESIZED_WIRE_0,SYNTHESIZED_WIRE_0,SYNTHESIZED_WIRE_0,SYNTHESIZED_WIRE_0,SYNTHESIZED_WIRE_0,SYNTHESIZED_WIRE_0,SYNTHESIZED_WIRE_0,SYNTHESIZED_WIRE_0,SYNTHESIZED_WIRE_0,SYNTHESIZED_WIRE_0,SYNTHESIZED_WIRE_0,SYNTHESIZED_WIRE_0,SYNTHESIZED_WIRE_0,SYNTHESIZED_WIRE_0};
|
||||
|
||||
assign SYNTHESIZED_WIRE_2 = in1 & {select,select,select,select,select,select,select,select,select,select,select,select,select,select,select,select};
|
||||
|
||||
assign SYNTHESIZED_WIRE_0 = ~select;
|
||||
|
||||
assign out = SYNTHESIZED_WIRE_1 | SYNTHESIZED_WIRE_2;
|
||||
|
||||
|
||||
endmodule
|
||||
@@ -0,0 +1,261 @@
|
||||
/*
|
||||
WARNING: Do NOT edit the input and output ports in this file in a text
|
||||
editor if you plan to continue editing the block that represents it in
|
||||
the Block Editor! File corruption is VERY likely to occur.
|
||||
*/
|
||||
/*
|
||||
Copyright (C) 1991-2013 Altera Corporation
|
||||
Your use of Altera Corporation's design tools, logic functions
|
||||
and other software and tools, and its AMPP partner logic
|
||||
functions, and any output files from any of the foregoing
|
||||
(including device programming or simulation files), and any
|
||||
associated documentation or information are expressly subject
|
||||
to the terms and conditions of the Altera Program License
|
||||
Subscription Agreement, Altera MegaCore Function License
|
||||
Agreement, or other applicable license agreement, including,
|
||||
without limitation, that your use is for the sole purpose of
|
||||
programming logic devices manufactured by Altera and sold by
|
||||
Altera or its authorized distributors. Please refer to the
|
||||
applicable agreement for further details.
|
||||
*/
|
||||
(header "graphic" (version "1.4"))
|
||||
(pin
|
||||
(input)
|
||||
(rect 40 80 216 96)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "address[15..0]" (rect 9 0 79 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 40 96 216 112)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "clk" (rect 9 0 23 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 40 112 216 128)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "bus_ab_pin_we" (rect 9 0 83 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 40 32 216 48)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "pin_control_oe" (rect 9 0 79 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 568 80 744 96)
|
||||
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||
(text "abus[15..0]" (rect 90 0 145 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 52 4)(pt 78 4))
|
||||
(line (pt 52 12)(pt 78 12))
|
||||
(line (pt 52 12)(pt 52 4))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 82 8)(pt 78 12))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 480 72 528 104)
|
||||
(text "TRI" (rect 1 0 16 10)(font "Arial" (font_size 6)))
|
||||
(text "inst" (rect 3 21 20 33)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 14 16))
|
||||
)
|
||||
(port
|
||||
(pt 24 0)
|
||||
(input)
|
||||
(text "OE" (rect 26 0 37 12)(font "Courier New" (bold))(invisible))
|
||||
(text "OE" (rect 26 0 37 12)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 24 12)(pt 24 0))
|
||||
)
|
||||
(port
|
||||
(pt 48 16)
|
||||
(output)
|
||||
(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 32 7 46 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 32 16)(pt 48 16))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 14 25)(pt 14 7))
|
||||
(line (pt 14 25)(pt 32 16))
|
||||
(line (pt 14 7)(pt 32 16))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 312 64 376 144)
|
||||
(text "DFFE" (rect 1 0 25 10)(font "Arial" (font_size 6)))
|
||||
(text "apin_latch" (rect 3 68 52 80)(font "Arial" ))
|
||||
(port
|
||||
(pt 32 0)
|
||||
(input)
|
||||
(text "PRN" (rect 24 13 41 25)(font "Courier New" (bold)))
|
||||
(text "PRN" (rect 24 11 41 23)(font "Courier New" (bold)))
|
||||
(line (pt 32 4)(pt 32 0))
|
||||
)
|
||||
(port
|
||||
(pt 32 80)
|
||||
(input)
|
||||
(text "CLRN" (rect 21 59 44 71)(font "Courier New" (bold)))
|
||||
(text "CLRN" (rect 21 58 44 70)(font "Courier New" (bold)))
|
||||
(line (pt 32 80)(pt 32 76))
|
||||
)
|
||||
(port
|
||||
(pt 0 24)
|
||||
(input)
|
||||
(text "D" (rect 14 20 19 32)(font "Courier New" (bold)))
|
||||
(text "D" (rect 14 20 19 32)(font "Courier New" (bold)))
|
||||
(line (pt 0 24)(pt 12 24))
|
||||
)
|
||||
(port
|
||||
(pt 0 40)
|
||||
(input)
|
||||
(text "CLK" (rect 2 28 19 40)(font "Courier New" (bold))(invisible))
|
||||
(text "CLK" (rect 2 28 19 40)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 40)(pt 12 40))
|
||||
)
|
||||
(port
|
||||
(pt 0 56)
|
||||
(input)
|
||||
(text "ENA" (rect 14 50 31 62)(font "Courier New" (bold)))
|
||||
(text "ENA" (rect 14 50 31 62)(font "Courier New" (bold)))
|
||||
(line (pt 0 56)(pt 12 56))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "Q" (rect 44 20 49 32)(font "Courier New" (bold)))
|
||||
(text "Q" (rect 44 20 48 32)(font "Courier New" (bold)))
|
||||
(line (pt 53 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 12 68)(pt 52 68))
|
||||
(line (pt 12 12)(pt 52 12))
|
||||
(line (pt 52 68)(pt 52 12))
|
||||
(line (pt 12 68)(pt 12 12))
|
||||
(line (pt 12 34)(pt 19 41))
|
||||
(line (pt 18 41)(pt 12 47))
|
||||
(circle (rect 28 4 36 12))
|
||||
(circle (rect 28 68 36 76))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 240 88 288 120)
|
||||
(text "NOT" (rect 1 0 21 10)(font "Arial" (font_size 6)))
|
||||
(text "nclk" (rect 3 21 23 33)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 13 16))
|
||||
)
|
||||
(port
|
||||
(pt 48 16)
|
||||
(output)
|
||||
(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 32 7 46 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 39 16)(pt 48 16))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 13 25)(pt 13 7))
|
||||
(line (pt 13 7)(pt 31 16))
|
||||
(line (pt 13 25)(pt 31 16))
|
||||
(circle (rect 31 12 39 20))
|
||||
)
|
||||
)
|
||||
(connector
|
||||
(pt 216 88)
|
||||
(pt 312 88)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 216 120)
|
||||
(pt 312 120)
|
||||
)
|
||||
(connector
|
||||
(pt 504 40)
|
||||
(pt 504 72)
|
||||
)
|
||||
(connector
|
||||
(pt 216 40)
|
||||
(pt 504 40)
|
||||
)
|
||||
(connector
|
||||
(pt 376 88)
|
||||
(pt 480 88)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 528 88)
|
||||
(pt 568 88)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 216 104)
|
||||
(pt 240 104)
|
||||
)
|
||||
(connector
|
||||
(pt 288 104)
|
||||
(pt 312 104)
|
||||
)
|
||||
(text "Repeated 16 times, once for each address pin." (rect 472 144 738 158)(font "Arial" (font_size 8)))
|
||||
(title_block
|
||||
(rect 40 184 297 236)
|
||||
(name "title-custom-small")
|
||||
(section (rect 0 0 256 17)(text "PROJECT" (rect 2 0 52 12)(font "Arial" ))(text "A-Z80" (rect 56 2 94 17)(font "Arial" (font_size 9)(bold)))(border))
|
||||
(section (rect 104 0 256 17)(text "MODULE" (rect 2 1 48 13)(font "Arial" ))(text "address_pins" (rect 43 2 135 17)(font "Arial" (font_size 9)(bold)))(border))
|
||||
(section (rect 0 18 256 34)(text "DESIGNER" (rect 2 0 59 12)(font "Arial" ))(text "Goran Devic" (rect 56 2 135 17)(font "Arial" (font_size 9)))(border))
|
||||
(section (rect 0 35 256 51)(text "DATE" (rect 2 0 30 12)(font "Arial" ))(text "June 14, 2014" (rect 56 3 136 17)(font "Arial" (font_size 8)))(border))
|
||||
(section (rect 192 35 256 51)(text "REV" (rect 2 1 25 13)(font "Arial" ))(text "1.3" (rect 43 3 60 17)(font "Arial" (font_size 8)))(border))
|
||||
(drawing
|
||||
)
|
||||
)
|
||||
@@ -0,0 +1,64 @@
|
||||
/*
|
||||
WARNING: Do NOT edit the input and output ports in this file in a text
|
||||
editor if you plan to continue editing the block that represents it in
|
||||
the Block Editor! File corruption is VERY likely to occur.
|
||||
*/
|
||||
/*
|
||||
Copyright (C) 1991-2013 Altera Corporation
|
||||
Your use of Altera Corporation's design tools, logic functions
|
||||
and other software and tools, and its AMPP partner logic
|
||||
functions, and any output files from any of the foregoing
|
||||
(including device programming or simulation files), and any
|
||||
associated documentation or information are expressly subject
|
||||
to the terms and conditions of the Altera Program License
|
||||
Subscription Agreement, Altera MegaCore Function License
|
||||
Agreement, or other applicable license agreement, including,
|
||||
without limitation, that your use is for the sole purpose of
|
||||
programming logic devices manufactured by Altera and sold by
|
||||
Altera or its authorized distributors. Please refer to the
|
||||
applicable agreement for further details.
|
||||
*/
|
||||
(header "symbol" (version "1.2"))
|
||||
(symbol
|
||||
(rect 16 16 224 144)
|
||||
(text "address_pins" (rect 5 0 82 14)(font "Arial" (font_size 8)))
|
||||
(text "inst" (rect 8 112 25 124)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "pin_control_oe" (rect 0 0 83 14)(font "Arial" (font_size 8)))
|
||||
(text "pin_control_oe" (rect 21 27 104 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 32)(pt 16 32))
|
||||
)
|
||||
(port
|
||||
(pt 0 48)
|
||||
(input)
|
||||
(text "address[15..0]" (rect 0 0 82 14)(font "Arial" (font_size 8)))
|
||||
(text "address[15..0]" (rect 21 43 103 57)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 48)(pt 16 48)(line_width 3))
|
||||
)
|
||||
(port
|
||||
(pt 0 64)
|
||||
(input)
|
||||
(text "clk" (rect 0 0 15 14)(font "Arial" (font_size 8)))
|
||||
(text "clk" (rect 21 59 36 73)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 64)(pt 16 64))
|
||||
)
|
||||
(port
|
||||
(pt 0 80)
|
||||
(input)
|
||||
(text "bus_ab_pin_we" (rect 0 0 92 14)(font "Arial" (font_size 8)))
|
||||
(text "bus_ab_pin_we" (rect 21 75 113 89)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 80)(pt 16 80))
|
||||
)
|
||||
(port
|
||||
(pt 208 32)
|
||||
(output)
|
||||
(text "abus[15..0]" (rect 0 0 63 14)(font "Arial" (font_size 8)))
|
||||
(text "abus[15..0]" (rect 124 27 187 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 208 32)(pt 192 32)(line_width 3))
|
||||
)
|
||||
(drawing
|
||||
(rectangle (rect 16 16 192 112))
|
||||
)
|
||||
)
|
||||
@@ -0,0 +1,69 @@
|
||||
// Copyright (C) 1991-2013 Altera Corporation
|
||||
// Your use of Altera Corporation's design tools, logic functions
|
||||
// and other software and tools, and its AMPP partner logic
|
||||
// functions, and any output files from any of the foregoing
|
||||
// (including device programming or simulation files), and any
|
||||
// associated documentation or information are expressly subject
|
||||
// to the terms and conditions of the Altera Program License
|
||||
// Subscription Agreement, Altera MegaCore Function License
|
||||
// Agreement, or other applicable license agreement, including,
|
||||
// without limitation, that your use is for the sole purpose of
|
||||
// programming logic devices manufactured by Altera and sold by
|
||||
// Altera or its authorized distributors. Please refer to the
|
||||
// applicable agreement for further details.
|
||||
|
||||
// PROGRAM "Quartus II 64-Bit"
|
||||
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"
|
||||
// CREATED "Sun Nov 16 16:56:05 2014"
|
||||
|
||||
module address_pins(
|
||||
clk,
|
||||
bus_ab_pin_we,
|
||||
pin_control_oe,
|
||||
address,
|
||||
abus
|
||||
);
|
||||
|
||||
|
||||
input wire clk;
|
||||
input wire bus_ab_pin_we;
|
||||
input wire pin_control_oe;
|
||||
input wire [15:0] address;
|
||||
output wire [15:0] abus;
|
||||
|
||||
wire SYNTHESIZED_WIRE_0;
|
||||
reg [15:0] DFFE_apin_latch;
|
||||
|
||||
|
||||
|
||||
|
||||
|
||||
always@(posedge SYNTHESIZED_WIRE_0)
|
||||
begin
|
||||
if (bus_ab_pin_we)
|
||||
begin
|
||||
DFFE_apin_latch[15:0] <= address[15:0];
|
||||
end
|
||||
end
|
||||
|
||||
assign abus[15] = pin_control_oe ? DFFE_apin_latch[15] : 1'bz;
|
||||
assign abus[14] = pin_control_oe ? DFFE_apin_latch[14] : 1'bz;
|
||||
assign abus[13] = pin_control_oe ? DFFE_apin_latch[13] : 1'bz;
|
||||
assign abus[12] = pin_control_oe ? DFFE_apin_latch[12] : 1'bz;
|
||||
assign abus[11] = pin_control_oe ? DFFE_apin_latch[11] : 1'bz;
|
||||
assign abus[10] = pin_control_oe ? DFFE_apin_latch[10] : 1'bz;
|
||||
assign abus[9] = pin_control_oe ? DFFE_apin_latch[9] : 1'bz;
|
||||
assign abus[8] = pin_control_oe ? DFFE_apin_latch[8] : 1'bz;
|
||||
assign abus[7] = pin_control_oe ? DFFE_apin_latch[7] : 1'bz;
|
||||
assign abus[6] = pin_control_oe ? DFFE_apin_latch[6] : 1'bz;
|
||||
assign abus[5] = pin_control_oe ? DFFE_apin_latch[5] : 1'bz;
|
||||
assign abus[4] = pin_control_oe ? DFFE_apin_latch[4] : 1'bz;
|
||||
assign abus[3] = pin_control_oe ? DFFE_apin_latch[3] : 1'bz;
|
||||
assign abus[2] = pin_control_oe ? DFFE_apin_latch[2] : 1'bz;
|
||||
assign abus[1] = pin_control_oe ? DFFE_apin_latch[1] : 1'bz;
|
||||
assign abus[0] = pin_control_oe ? DFFE_apin_latch[0] : 1'bz;
|
||||
|
||||
assign SYNTHESIZED_WIRE_0 = ~clk;
|
||||
|
||||
|
||||
endmodule
|
||||
@@ -0,0 +1,243 @@
|
||||
/*
|
||||
WARNING: Do NOT edit the input and output ports in this file in a text
|
||||
editor if you plan to continue editing the block that represents it in
|
||||
the Block Editor! File corruption is VERY likely to occur.
|
||||
*/
|
||||
/*
|
||||
Copyright (C) 1991-2013 Altera Corporation
|
||||
Your use of Altera Corporation's design tools, logic functions
|
||||
and other software and tools, and its AMPP partner logic
|
||||
functions, and any output files from any of the foregoing
|
||||
(including device programming or simulation files), and any
|
||||
associated documentation or information are expressly subject
|
||||
to the terms and conditions of the Altera Program License
|
||||
Subscription Agreement, Altera MegaCore Function License
|
||||
Agreement, or other applicable license agreement, including,
|
||||
without limitation, that your use is for the sole purpose of
|
||||
programming logic devices manufactured by Altera and sold by
|
||||
Altera or its authorized distributors. Please refer to the
|
||||
applicable agreement for further details.
|
||||
*/
|
||||
(header "graphic" (version "1.4"))
|
||||
(pin
|
||||
(input)
|
||||
(rect 32 64 208 80)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "ctl_bus_ff_oe" (rect 9 0 77 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 32 48 208 64)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "ctl_bus_zero_oe" (rect 9 0 88 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(bidir)
|
||||
(rect 600 136 776 152)
|
||||
(text "BIDIR" (rect 1 0 25 10)(font "Arial" (font_size 6)))
|
||||
(text "db[7..0]" (rect 90 0 127 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 56 4)(pt 78 4))
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 56 12)(pt 78 12))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
(line (pt 56 4)(pt 52 8))
|
||||
(line (pt 52 8)(pt 56 12))
|
||||
)
|
||||
(text "VCC" (rect 4 7 24 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(symbol
|
||||
(rect 512 128 560 160)
|
||||
(text "TRI" (rect 1 0 16 10)(font "Arial" (font_size 6)))
|
||||
(text "inst" (rect 3 21 20 33)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 14 16))
|
||||
)
|
||||
(port
|
||||
(pt 24 0)
|
||||
(input)
|
||||
(text "OE" (rect 26 0 37 12)(font "Courier New" (bold))(invisible))
|
||||
(text "OE" (rect 26 0 37 12)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 24 12)(pt 24 0))
|
||||
)
|
||||
(port
|
||||
(pt 48 16)
|
||||
(output)
|
||||
(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 32 16)(pt 48 16))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 14 25)(pt 14 7))
|
||||
(line (pt 14 25)(pt 32 16))
|
||||
(line (pt 14 7)(pt 32 16))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 304 120 368 168)
|
||||
(text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6)))
|
||||
(text "inst2" (rect 3 37 26 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 14 16))
|
||||
)
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 14 32))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 42 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 14 12)(pt 30 12))
|
||||
(line (pt 14 37)(pt 31 37))
|
||||
(line (pt 14 12)(pt 14 37))
|
||||
(arc (pt 31 37)(pt 30 12)(rect 18 12 43 37))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 144 120 176 136)
|
||||
(text "VCC" (rect 7 0 27 10)(font "Arial" (font_size 6)))
|
||||
(text "inst1" (rect 3 5 26 17)(font "Arial" )(invisible))
|
||||
(port
|
||||
(pt 16 16)
|
||||
(output)
|
||||
(text "1" (rect 19 7 24 19)(font "Courier New" (bold))(invisible))
|
||||
(text "1" (rect 19 7 24 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 16 16)(pt 16 8))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 8 8)(pt 24 8))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 304 40 368 88)
|
||||
(text "OR2" (rect 1 0 19 10)(font "Arial" (font_size 6)))
|
||||
(text "inst6" (rect 3 37 26 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 15 32))
|
||||
)
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 15 16))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 48 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 14 36)(pt 25 36))
|
||||
(line (pt 14 13)(pt 25 13))
|
||||
(arc (pt 7 29)(pt 7 19)(rect -14 8 19 41))
|
||||
(arc (pt 49 24)(pt 25 13)(rect -6 13 57 76))
|
||||
(arc (pt 25 35)(pt 49 24)(rect -6 -27 57 36))
|
||||
)
|
||||
)
|
||||
(connector
|
||||
(pt 600 144)
|
||||
(pt 560 144)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 208 56)
|
||||
(pt 304 56)
|
||||
)
|
||||
(connector
|
||||
(pt 304 136)
|
||||
(pt 232 136)
|
||||
)
|
||||
(connector
|
||||
(pt 232 72)
|
||||
(pt 232 136)
|
||||
)
|
||||
(connector
|
||||
(text "bus[7..0]" (rect 387 128 430 140)(font "Arial" ))
|
||||
(pt 368 144)
|
||||
(pt 512 144)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(text "vcc[7..0]" (rect 190 136 234 148)(font "Arial" ))
|
||||
(pt 304 152)
|
||||
(pt 160 152)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 368 64)
|
||||
(pt 536 64)
|
||||
)
|
||||
(connector
|
||||
(pt 160 136)
|
||||
(pt 160 152)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 208 72)
|
||||
(pt 232 72)
|
||||
)
|
||||
(connector
|
||||
(pt 232 72)
|
||||
(pt 304 72)
|
||||
)
|
||||
(connector
|
||||
(pt 536 64)
|
||||
(pt 536 128)
|
||||
)
|
||||
(junction (pt 232 72))
|
||||
(title_block
|
||||
(rect 32 208 289 260)
|
||||
(name "title-custom-small")
|
||||
(section (rect 0 35 256 51)(text "DATE" (rect 2 0 30 12)(font "Arial" ))(text "August 17, 2014, 2016" (rect 56 3 185 17)(font "Arial" (font_size 8)))(border))
|
||||
(section (rect 0 18 256 34)(text "DESIGNER" (rect 2 0 59 12)(font "Arial" ))(text "Goran Devic" (rect 56 2 135 17)(font "Arial" (font_size 9)))(border))
|
||||
(section (rect 104 0 256 17)(text "MODULE" (rect 2 1 48 13)(font "Arial" ))(text "bus_control" (rect 43 2 123 17)(font "Arial" (font_size 9)(bold)))(border))
|
||||
(section (rect 0 0 256 17)(text "PROJECT" (rect 2 0 52 12)(font "Arial" ))(text "A-Z80" (rect 56 2 94 17)(font "Arial" (font_size 9)(bold)))(border))
|
||||
(section (rect 192 35 256 51)(text "REV" (rect 2 1 25 13)(font "Arial" ))(text "1.3" (rect 43 3 60 17)(font "Arial" (font_size 8)))(border))
|
||||
(drawing
|
||||
)
|
||||
)
|
||||
@@ -0,0 +1,50 @@
|
||||
/*
|
||||
WARNING: Do NOT edit the input and output ports in this file in a text
|
||||
editor if you plan to continue editing the block that represents it in
|
||||
the Block Editor! File corruption is VERY likely to occur.
|
||||
*/
|
||||
/*
|
||||
Copyright (C) 1991-2013 Altera Corporation
|
||||
Your use of Altera Corporation's design tools, logic functions
|
||||
and other software and tools, and its AMPP partner logic
|
||||
functions, and any output files from any of the foregoing
|
||||
(including device programming or simulation files), and any
|
||||
associated documentation or information are expressly subject
|
||||
to the terms and conditions of the Altera Program License
|
||||
Subscription Agreement, Altera MegaCore Function License
|
||||
Agreement, or other applicable license agreement, including,
|
||||
without limitation, that your use is for the sole purpose of
|
||||
programming logic devices manufactured by Altera and sold by
|
||||
Altera or its authorized distributors. Please refer to the
|
||||
applicable agreement for further details.
|
||||
*/
|
||||
(header "symbol" (version "1.2"))
|
||||
(symbol
|
||||
(rect 16 16 208 112)
|
||||
(text "bus_control" (rect 5 0 72 14)(font "Arial" (font_size 8)))
|
||||
(text "inst" (rect 8 80 25 92)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "ctl_bus_zero_oe" (rect 0 0 95 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_bus_zero_oe" (rect 21 27 116 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 32)(pt 16 32))
|
||||
)
|
||||
(port
|
||||
(pt 0 48)
|
||||
(input)
|
||||
(text "ctl_bus_ff_oe" (rect 0 0 79 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_bus_ff_oe" (rect 21 43 100 57)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 48)(pt 16 48))
|
||||
)
|
||||
(port
|
||||
(pt 192 32)
|
||||
(bidir)
|
||||
(text "db[7..0]" (rect 0 0 42 14)(font "Arial" (font_size 8)))
|
||||
(text "db[7..0]" (rect 129 27 171 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 192 32)(pt 176 32)(line_width 3))
|
||||
)
|
||||
(drawing
|
||||
(rectangle (rect 16 16 176 80))
|
||||
)
|
||||
)
|
||||
@@ -0,0 +1,53 @@
|
||||
// Copyright (C) 1991-2013 Altera Corporation
|
||||
// Your use of Altera Corporation's design tools, logic functions
|
||||
// and other software and tools, and its AMPP partner logic
|
||||
// functions, and any output files from any of the foregoing
|
||||
// (including device programming or simulation files), and any
|
||||
// associated documentation or information are expressly subject
|
||||
// to the terms and conditions of the Altera Program License
|
||||
// Subscription Agreement, Altera MegaCore Function License
|
||||
// Agreement, or other applicable license agreement, including,
|
||||
// without limitation, that your use is for the sole purpose of
|
||||
// programming logic devices manufactured by Altera and sold by
|
||||
// Altera or its authorized distributors. Please refer to the
|
||||
// applicable agreement for further details.
|
||||
|
||||
// PROGRAM "Quartus II 64-Bit"
|
||||
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"
|
||||
// CREATED "Fri Feb 26 22:25:37 2016"
|
||||
|
||||
module bus_control(
|
||||
ctl_bus_ff_oe,
|
||||
ctl_bus_zero_oe,
|
||||
db
|
||||
);
|
||||
|
||||
|
||||
input wire ctl_bus_ff_oe;
|
||||
input wire ctl_bus_zero_oe;
|
||||
inout wire [7:0] db;
|
||||
|
||||
wire [7:0] bus;
|
||||
wire [7:0] vcc;
|
||||
wire SYNTHESIZED_WIRE_0;
|
||||
|
||||
|
||||
|
||||
|
||||
assign db[7] = SYNTHESIZED_WIRE_0 ? bus[7] : 1'bz;
|
||||
assign db[6] = SYNTHESIZED_WIRE_0 ? bus[6] : 1'bz;
|
||||
assign db[5] = SYNTHESIZED_WIRE_0 ? bus[5] : 1'bz;
|
||||
assign db[4] = SYNTHESIZED_WIRE_0 ? bus[4] : 1'bz;
|
||||
assign db[3] = SYNTHESIZED_WIRE_0 ? bus[3] : 1'bz;
|
||||
assign db[2] = SYNTHESIZED_WIRE_0 ? bus[2] : 1'bz;
|
||||
assign db[1] = SYNTHESIZED_WIRE_0 ? bus[1] : 1'bz;
|
||||
assign db[0] = SYNTHESIZED_WIRE_0 ? bus[0] : 1'bz;
|
||||
|
||||
|
||||
assign bus = {ctl_bus_ff_oe,ctl_bus_ff_oe,ctl_bus_ff_oe,ctl_bus_ff_oe,ctl_bus_ff_oe,ctl_bus_ff_oe,ctl_bus_ff_oe,ctl_bus_ff_oe} & vcc;
|
||||
|
||||
assign SYNTHESIZED_WIRE_0 = ctl_bus_ff_oe | ctl_bus_zero_oe;
|
||||
|
||||
assign vcc = 8'b11111111;
|
||||
|
||||
endmodule
|
||||
@@ -0,0 +1,99 @@
|
||||
/*
|
||||
WARNING: Do NOT edit the input and output ports in this file in a text
|
||||
editor if you plan to continue editing the block that represents it in
|
||||
the Block Editor! File corruption is VERY likely to occur.
|
||||
*/
|
||||
/*
|
||||
Copyright (C) 1991-2013 Altera Corporation
|
||||
Your use of Altera Corporation's design tools, logic functions
|
||||
and other software and tools, and its AMPP partner logic
|
||||
functions, and any output files from any of the foregoing
|
||||
(including device programming or simulation files), and any
|
||||
associated documentation or information are expressly subject
|
||||
to the terms and conditions of the Altera Program License
|
||||
Subscription Agreement, Altera MegaCore Function License
|
||||
Agreement, or other applicable license agreement, including,
|
||||
without limitation, that your use is for the sole purpose of
|
||||
programming logic devices manufactured by Altera and sold by
|
||||
Altera or its authorized distributors. Please refer to the
|
||||
applicable agreement for further details.
|
||||
*/
|
||||
(header "symbol" (version "1.1"))
|
||||
(symbol
|
||||
(rect 16 16 288 160)
|
||||
(text "bus_switch" (rect 5 0 48 12)(font "Arial" ))
|
||||
(text "inst" (rect 8 128 20 140)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "ctl_sw_1u" (rect 0 0 38 12)(font "Arial" ))
|
||||
(text "ctl_sw_1u" (rect 21 27 59 39)(font "Arial" ))
|
||||
(line (pt 0 32)(pt 16 32)(line_width 1))
|
||||
)
|
||||
(port
|
||||
(pt 0 48)
|
||||
(input)
|
||||
(text "ctl_sw_1d" (rect 0 0 38 12)(font "Arial" ))
|
||||
(text "ctl_sw_1d" (rect 21 43 59 55)(font "Arial" ))
|
||||
(line (pt 0 48)(pt 16 48)(line_width 1))
|
||||
)
|
||||
(port
|
||||
(pt 0 64)
|
||||
(input)
|
||||
(text "ctl_sw_2u" (rect 0 0 40 12)(font "Arial" ))
|
||||
(text "ctl_sw_2u" (rect 21 59 61 71)(font "Arial" ))
|
||||
(line (pt 0 64)(pt 16 64)(line_width 1))
|
||||
)
|
||||
(port
|
||||
(pt 0 80)
|
||||
(input)
|
||||
(text "ctl_sw_2d" (rect 0 0 40 12)(font "Arial" ))
|
||||
(text "ctl_sw_2d" (rect 21 75 61 87)(font "Arial" ))
|
||||
(line (pt 0 80)(pt 16 80)(line_width 1))
|
||||
)
|
||||
(port
|
||||
(pt 0 96)
|
||||
(input)
|
||||
(text "ctl_sw_mask543_en" (rect 0 0 83 12)(font "Arial" ))
|
||||
(text "ctl_sw_mask543_en" (rect 21 91 104 103)(font "Arial" ))
|
||||
(line (pt 0 96)(pt 16 96)(line_width 1))
|
||||
)
|
||||
(port
|
||||
(pt 272 32)
|
||||
(output)
|
||||
(text "bus_sw_1u" (rect 0 0 44 12)(font "Arial" ))
|
||||
(text "bus_sw_1u" (rect 207 27 251 39)(font "Arial" ))
|
||||
(line (pt 272 32)(pt 256 32)(line_width 1))
|
||||
)
|
||||
(port
|
||||
(pt 272 48)
|
||||
(output)
|
||||
(text "bus_sw_1d" (rect 0 0 44 12)(font "Arial" ))
|
||||
(text "bus_sw_1d" (rect 207 43 251 55)(font "Arial" ))
|
||||
(line (pt 272 48)(pt 256 48)(line_width 1))
|
||||
)
|
||||
(port
|
||||
(pt 272 64)
|
||||
(output)
|
||||
(text "bus_sw_2u" (rect 0 0 46 12)(font "Arial" ))
|
||||
(text "bus_sw_2u" (rect 205 59 251 71)(font "Arial" ))
|
||||
(line (pt 272 64)(pt 256 64)(line_width 1))
|
||||
)
|
||||
(port
|
||||
(pt 272 80)
|
||||
(output)
|
||||
(text "bus_sw_2d" (rect 0 0 46 12)(font "Arial" ))
|
||||
(text "bus_sw_2d" (rect 205 75 251 87)(font "Arial" ))
|
||||
(line (pt 272 80)(pt 256 80)(line_width 1))
|
||||
)
|
||||
(port
|
||||
(pt 272 96)
|
||||
(output)
|
||||
(text "bus_sw_mask543_en" (rect 0 0 89 12)(font "Arial" ))
|
||||
(text "bus_sw_mask543_en" (rect 162 91 251 103)(font "Arial" ))
|
||||
(line (pt 272 96)(pt 256 96)(line_width 1))
|
||||
)
|
||||
(drawing
|
||||
(rectangle (rect 16 16 256 128)(line_width 1))
|
||||
)
|
||||
)
|
||||
@@ -0,0 +1,41 @@
|
||||
//============================================================================
|
||||
// Bus switch in bus A-Z80 CPU
|
||||
//
|
||||
// Copyright 2014, 2016 Goran Devic
|
||||
//
|
||||
// This module provides control data bus switch signals. The sole purpose of
|
||||
// having these wires defined in this module is to get all control signals
|
||||
// (which are processed by genglobals.py) to appear in the list of global
|
||||
// control signals ("globals.vh") for consistency.
|
||||
//============================================================================
|
||||
|
||||
module bus_switch
|
||||
(
|
||||
input wire ctl_sw_1u, // Control input for the SW1 upstream
|
||||
input wire ctl_sw_1d, // Control input for the SW1 downstream
|
||||
|
||||
input wire ctl_sw_2u, // Control input for the SW2 upstream
|
||||
input wire ctl_sw_2d, // Control input for the SW2 downstream
|
||||
|
||||
input wire ctl_sw_mask543_en, // Enables masking [5:3] on the data bus switch 1
|
||||
|
||||
//--------------------------------------------------------------------
|
||||
|
||||
output wire bus_sw_1u, // SW1 upstream
|
||||
output wire bus_sw_1d, // SW1 downstream
|
||||
|
||||
output wire bus_sw_2u, // SW2 upstream
|
||||
output wire bus_sw_2d, // SW2 downstream
|
||||
|
||||
output wire bus_sw_mask543_en // Affects SW1 downstream
|
||||
);
|
||||
|
||||
assign bus_sw_1u = ctl_sw_1u;
|
||||
assign bus_sw_1d = ctl_sw_1d;
|
||||
|
||||
assign bus_sw_2u = ctl_sw_2u;
|
||||
assign bus_sw_2d = ctl_sw_2d;
|
||||
|
||||
assign bus_sw_mask543_en = ctl_sw_mask543_en;
|
||||
|
||||
endmodule
|
||||
@@ -0,0 +1,963 @@
|
||||
/*
|
||||
WARNING: Do NOT edit the input and output ports in this file in a text
|
||||
editor if you plan to continue editing the block that represents it in
|
||||
the Block Editor! File corruption is VERY likely to occur.
|
||||
*/
|
||||
/*
|
||||
Copyright (C) 1991-2013 Altera Corporation
|
||||
Your use of Altera Corporation's design tools, logic functions
|
||||
and other software and tools, and its AMPP partner logic
|
||||
functions, and any output files from any of the foregoing
|
||||
(including device programming or simulation files), and any
|
||||
associated documentation or information are expressly subject
|
||||
to the terms and conditions of the Altera Program License
|
||||
Subscription Agreement, Altera MegaCore Function License
|
||||
Agreement, or other applicable license agreement, including,
|
||||
without limitation, that your use is for the sole purpose of
|
||||
programming logic devices manufactured by Altera and sold by
|
||||
Altera or its authorized distributors. Please refer to the
|
||||
applicable agreement for further details.
|
||||
*/
|
||||
(header "graphic" (version "1.4"))
|
||||
(pin
|
||||
(input)
|
||||
(rect 32 472 208 488)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "busack" (rect 9 0 44 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 456 512 632 528)
|
||||
(text "INPUT" (rect 15 0 43 10)(font "Arial" (font_size 6)))
|
||||
(text "CPUCLK" (rect 123 0 167 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 84 12)(pt 59 12))
|
||||
(line (pt 84 4)(pt 59 4))
|
||||
(line (pt 55 8)(pt 0 8))
|
||||
(line (pt 84 12)(pt 84 4))
|
||||
(line (pt 59 4)(pt 55 8))
|
||||
(line (pt 59 12)(pt 55 8))
|
||||
)
|
||||
(flipy)
|
||||
(text "VCC" (rect 20 7 40 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 32 80 208 96)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "pin_control_oe" (rect 9 0 79 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 32 344 208 360)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "in_halt" (rect 9 0 40 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 456 392 632 408)
|
||||
(text "INPUT" (rect 15 0 43 10)(font "Arial" (font_size 6)))
|
||||
(text "pin_nWAIT" (rect 114 0 167 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 84 12)(pt 59 12))
|
||||
(line (pt 84 4)(pt 59 4))
|
||||
(line (pt 55 8)(pt 0 8))
|
||||
(line (pt 84 12)(pt 84 4))
|
||||
(line (pt 59 4)(pt 55 8))
|
||||
(line (pt 59 12)(pt 55 8))
|
||||
)
|
||||
(flipy)
|
||||
(text "VCC" (rect 20 7 40 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 456 432 632 448)
|
||||
(text "INPUT" (rect 15 0 43 10)(font "Arial" (font_size 6)))
|
||||
(text "pin_nBUSRQ" (rect 103 0 167 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 84 12)(pt 59 12))
|
||||
(line (pt 84 4)(pt 59 4))
|
||||
(line (pt 55 8)(pt 0 8))
|
||||
(line (pt 84 12)(pt 84 4))
|
||||
(line (pt 59 4)(pt 55 8))
|
||||
(line (pt 59 12)(pt 55 8))
|
||||
)
|
||||
(flipy)
|
||||
(text "VCC" (rect 20 7 40 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 456 552 632 568)
|
||||
(text "INPUT" (rect 15 0 43 10)(font "Arial" (font_size 6)))
|
||||
(text "pin_nINT" (rect 124 0 167 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 84 12)(pt 59 12))
|
||||
(line (pt 84 4)(pt 59 4))
|
||||
(line (pt 55 8)(pt 0 8))
|
||||
(line (pt 84 12)(pt 84 4))
|
||||
(line (pt 59 4)(pt 55 8))
|
||||
(line (pt 59 12)(pt 55 8))
|
||||
)
|
||||
(flipy)
|
||||
(text "VCC" (rect 20 7 40 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 456 584 632 600)
|
||||
(text "INPUT" (rect 15 0 43 10)(font "Arial" (font_size 6)))
|
||||
(text "pin_nNMI" (rect 121 0 167 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 84 12)(pt 59 12))
|
||||
(line (pt 84 4)(pt 59 4))
|
||||
(line (pt 55 8)(pt 0 8))
|
||||
(line (pt 84 12)(pt 84 4))
|
||||
(line (pt 59 4)(pt 55 8))
|
||||
(line (pt 59 12)(pt 55 8))
|
||||
)
|
||||
(flipy)
|
||||
(text "VCC" (rect 20 7 40 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 456 624 632 640)
|
||||
(text "INPUT" (rect 15 0 43 10)(font "Arial" (font_size 6)))
|
||||
(text "pin_nRESET" (rect 106 0 167 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 84 12)(pt 59 12))
|
||||
(line (pt 84 4)(pt 59 4))
|
||||
(line (pt 55 8)(pt 0 8))
|
||||
(line (pt 84 12)(pt 84 4))
|
||||
(line (pt 59 4)(pt 55 8))
|
||||
(line (pt 59 12)(pt 55 8))
|
||||
)
|
||||
(flipy)
|
||||
(text "VCC" (rect 20 7 40 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 32 40 208 56)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "nM1_out" (rect 9 0 50 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 32 304 208 320)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "nRFSH_out" (rect 9 0 66 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 32 208 208 224)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "nRD_out" (rect 9 0 52 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 32 256 208 272)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "nWR_out" (rect 9 0 55 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 32 160 208 176)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "nIORQ_out" (rect 9 0 64 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 32 112 208 128)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "nMREQ_out" (rect 9 0 68 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 32 584 208 600)
|
||||
(text "OUTPUT" (rect 137 0 175 10)(font "Arial" (font_size 6)))
|
||||
(text "nmi" (rect 69 0 86 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 176 8)(pt 124 8))
|
||||
(line (pt 124 4)(pt 98 4))
|
||||
(line (pt 124 12)(pt 98 12))
|
||||
(line (pt 124 12)(pt 124 4))
|
||||
(line (pt 98 4)(pt 94 8))
|
||||
(line (pt 94 8)(pt 98 12))
|
||||
(line (pt 98 12)(pt 94 8))
|
||||
)
|
||||
(flipy)
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 32 432 208 448)
|
||||
(text "OUTPUT" (rect 137 0 175 10)(font "Arial" (font_size 6)))
|
||||
(text "busrq" (rect 59 0 86 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 176 8)(pt 124 8))
|
||||
(line (pt 124 4)(pt 98 4))
|
||||
(line (pt 124 12)(pt 98 12))
|
||||
(line (pt 124 12)(pt 124 4))
|
||||
(line (pt 98 4)(pt 94 8))
|
||||
(line (pt 94 8)(pt 98 12))
|
||||
(line (pt 98 12)(pt 94 8))
|
||||
)
|
||||
(flipy)
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 32 512 208 528)
|
||||
(text "OUTPUT" (rect 137 0 175 10)(font "Arial" (font_size 6)))
|
||||
(text "clk" (rect 72 0 86 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 176 8)(pt 124 8))
|
||||
(line (pt 124 4)(pt 98 4))
|
||||
(line (pt 124 12)(pt 98 12))
|
||||
(line (pt 124 12)(pt 124 4))
|
||||
(line (pt 98 4)(pt 94 8))
|
||||
(line (pt 94 8)(pt 98 12))
|
||||
(line (pt 98 12)(pt 94 8))
|
||||
)
|
||||
(flipy)
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 32 552 208 568)
|
||||
(text "OUTPUT" (rect 137 0 175 10)(font "Arial" (font_size 6)))
|
||||
(text "intr" (rect 71 0 86 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 176 8)(pt 124 8))
|
||||
(line (pt 124 4)(pt 98 4))
|
||||
(line (pt 124 12)(pt 98 12))
|
||||
(line (pt 124 12)(pt 124 4))
|
||||
(line (pt 98 4)(pt 94 8))
|
||||
(line (pt 94 8)(pt 98 12))
|
||||
(line (pt 98 12)(pt 94 8))
|
||||
)
|
||||
(flipy)
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 32 392 208 408)
|
||||
(text "OUTPUT" (rect 137 0 175 10)(font "Arial" (font_size 6)))
|
||||
(text "mwait" (rect 58 0 86 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 176 8)(pt 124 8))
|
||||
(line (pt 124 4)(pt 98 4))
|
||||
(line (pt 124 12)(pt 98 12))
|
||||
(line (pt 124 12)(pt 124 4))
|
||||
(line (pt 98 4)(pt 94 8))
|
||||
(line (pt 94 8)(pt 98 12))
|
||||
(line (pt 98 12)(pt 94 8))
|
||||
)
|
||||
(flipy)
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 32 624 208 640)
|
||||
(text "OUTPUT" (rect 137 0 175 10)(font "Arial" (font_size 6)))
|
||||
(text "reset_in" (rect 48 0 86 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 176 8)(pt 124 8))
|
||||
(line (pt 124 4)(pt 98 4))
|
||||
(line (pt 124 12)(pt 98 12))
|
||||
(line (pt 124 12)(pt 124 4))
|
||||
(line (pt 98 4)(pt 94 8))
|
||||
(line (pt 94 8)(pt 98 12))
|
||||
(line (pt 98 12)(pt 94 8))
|
||||
)
|
||||
(flipy)
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 456 40 632 56)
|
||||
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||
(text "pin_nM1" (rect 90 0 130 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 52 4)(pt 78 4))
|
||||
(line (pt 52 12)(pt 78 12))
|
||||
(line (pt 52 12)(pt 52 4))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 82 8)(pt 78 12))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
)
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 456 112 632 128)
|
||||
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||
(text "pin_nMREQ" (rect 90 0 147 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 52 4)(pt 78 4))
|
||||
(line (pt 52 12)(pt 78 12))
|
||||
(line (pt 52 12)(pt 52 4))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 82 8)(pt 78 12))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
)
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 456 160 632 176)
|
||||
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||
(text "pin_nIORQ" (rect 90 0 144 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 52 4)(pt 78 4))
|
||||
(line (pt 52 12)(pt 78 12))
|
||||
(line (pt 52 12)(pt 52 4))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 82 8)(pt 78 12))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
)
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 456 208 632 224)
|
||||
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||
(text "pin_nRD" (rect 90 0 132 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 52 4)(pt 78 4))
|
||||
(line (pt 52 12)(pt 78 12))
|
||||
(line (pt 52 12)(pt 52 4))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 82 8)(pt 78 12))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
)
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 456 256 632 272)
|
||||
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||
(text "pin_nWR" (rect 90 0 134 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 52 4)(pt 78 4))
|
||||
(line (pt 52 12)(pt 78 12))
|
||||
(line (pt 52 12)(pt 52 4))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 82 8)(pt 78 12))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
)
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 456 304 632 320)
|
||||
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||
(text "pin_nRFSH" (rect 90 0 146 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 52 4)(pt 78 4))
|
||||
(line (pt 52 12)(pt 78 12))
|
||||
(line (pt 52 12)(pt 52 4))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 82 8)(pt 78 12))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
)
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 456 344 632 360)
|
||||
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||
(text "pin_nHALT" (rect 90 0 143 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 52 4)(pt 78 4))
|
||||
(line (pt 52 12)(pt 78 12))
|
||||
(line (pt 52 12)(pt 52 4))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 82 8)(pt 78 12))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
)
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 456 472 632 488)
|
||||
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||
(text "pin_nBUSACK" (rect 90 0 160 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 52 4)(pt 78 4))
|
||||
(line (pt 52 12)(pt 78 12))
|
||||
(line (pt 52 12)(pt 52 4))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 82 8)(pt 78 12))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 392 104 440 136)
|
||||
(text "TRI" (rect 1 0 16 10)(font "Arial" (font_size 6)))
|
||||
(text "inst19" (rect 3 21 32 33)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 14 16))
|
||||
)
|
||||
(port
|
||||
(pt 24 0)
|
||||
(input)
|
||||
(text "OE" (rect 26 0 37 12)(font "Courier New" (bold))(invisible))
|
||||
(text "OE" (rect 26 0 37 12)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 24 12)(pt 24 0))
|
||||
)
|
||||
(port
|
||||
(pt 48 16)
|
||||
(output)
|
||||
(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 32 16)(pt 48 16))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 14 25)(pt 14 7))
|
||||
(line (pt 14 25)(pt 32 16))
|
||||
(line (pt 14 7)(pt 32 16))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 392 152 440 184)
|
||||
(text "TRI" (rect 1 0 16 10)(font "Arial" (font_size 6)))
|
||||
(text "inst20" (rect 3 21 32 33)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 14 16))
|
||||
)
|
||||
(port
|
||||
(pt 24 0)
|
||||
(input)
|
||||
(text "OE" (rect 26 0 37 12)(font "Courier New" (bold))(invisible))
|
||||
(text "OE" (rect 26 0 37 12)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 24 12)(pt 24 0))
|
||||
)
|
||||
(port
|
||||
(pt 48 16)
|
||||
(output)
|
||||
(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 32 16)(pt 48 16))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 14 25)(pt 14 7))
|
||||
(line (pt 14 25)(pt 32 16))
|
||||
(line (pt 14 7)(pt 32 16))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 392 200 440 232)
|
||||
(text "TRI" (rect 1 0 16 10)(font "Arial" (font_size 6)))
|
||||
(text "inst21" (rect 3 21 32 33)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 14 16))
|
||||
)
|
||||
(port
|
||||
(pt 24 0)
|
||||
(input)
|
||||
(text "OE" (rect 26 0 37 12)(font "Courier New" (bold))(invisible))
|
||||
(text "OE" (rect 26 0 37 12)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 24 12)(pt 24 0))
|
||||
)
|
||||
(port
|
||||
(pt 48 16)
|
||||
(output)
|
||||
(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 32 16)(pt 48 16))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 14 25)(pt 14 7))
|
||||
(line (pt 14 25)(pt 32 16))
|
||||
(line (pt 14 7)(pt 32 16))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 392 248 440 280)
|
||||
(text "TRI" (rect 1 0 16 10)(font "Arial" (font_size 6)))
|
||||
(text "inst22" (rect 3 21 32 33)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 14 16))
|
||||
)
|
||||
(port
|
||||
(pt 24 0)
|
||||
(input)
|
||||
(text "OE" (rect 26 0 37 12)(font "Courier New" (bold))(invisible))
|
||||
(text "OE" (rect 26 0 37 12)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 24 12)(pt 24 0))
|
||||
)
|
||||
(port
|
||||
(pt 48 16)
|
||||
(output)
|
||||
(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 32 16)(pt 48 16))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 14 25)(pt 14 7))
|
||||
(line (pt 14 25)(pt 32 16))
|
||||
(line (pt 14 7)(pt 32 16))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 232 336 280 368)
|
||||
(text "NOT" (rect 1 0 21 10)(font "Arial" (font_size 6)))
|
||||
(text "inst26" (rect 3 21 32 33)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 13 16))
|
||||
)
|
||||
(port
|
||||
(pt 48 16)
|
||||
(output)
|
||||
(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 39 16)(pt 48 16))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 13 25)(pt 13 7))
|
||||
(line (pt 13 7)(pt 31 16))
|
||||
(line (pt 13 25)(pt 31 16))
|
||||
(circle (rect 31 12 39 20))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 232 464 280 496)
|
||||
(text "NOT" (rect 1 0 21 10)(font "Arial" (font_size 6)))
|
||||
(text "inst28" (rect 3 21 32 33)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 13 16))
|
||||
)
|
||||
(port
|
||||
(pt 48 16)
|
||||
(output)
|
||||
(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 39 16)(pt 48 16))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 13 25)(pt 13 7))
|
||||
(line (pt 13 7)(pt 31 16))
|
||||
(line (pt 13 25)(pt 31 16))
|
||||
(circle (rect 31 12 39 20))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 296 424 344 456)
|
||||
(text "NOT" (rect 27 0 47 10)(font "Arial" (font_size 6)))
|
||||
(text "inst25" (rect 16 21 45 33)(font "Arial" ))
|
||||
(port
|
||||
(pt 48 16)
|
||||
(input)
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN" (rect 35 7 46 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 48 16)(pt 35 16))
|
||||
)
|
||||
(port
|
||||
(pt 0 16)
|
||||
(output)
|
||||
(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 9 16)(pt 0 16))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 35 25)(pt 35 7))
|
||||
(line (pt 35 7)(pt 17 16))
|
||||
(line (pt 35 25)(pt 17 16))
|
||||
(circle (rect 9 12 17 20))
|
||||
)
|
||||
(flipy)
|
||||
)
|
||||
(symbol
|
||||
(rect 296 544 344 576)
|
||||
(text "NOT" (rect 27 0 47 10)(font "Arial" (font_size 6)))
|
||||
(text "inst29" (rect 16 21 45 33)(font "Arial" ))
|
||||
(port
|
||||
(pt 48 16)
|
||||
(input)
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN" (rect 35 7 46 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 48 16)(pt 35 16))
|
||||
)
|
||||
(port
|
||||
(pt 0 16)
|
||||
(output)
|
||||
(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 9 16)(pt 0 16))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 35 25)(pt 35 7))
|
||||
(line (pt 35 7)(pt 17 16))
|
||||
(line (pt 35 25)(pt 17 16))
|
||||
(circle (rect 9 12 17 20))
|
||||
)
|
||||
(flipy)
|
||||
)
|
||||
(symbol
|
||||
(rect 296 576 344 608)
|
||||
(text "NOT" (rect 27 0 47 10)(font "Arial" (font_size 6)))
|
||||
(text "inst30" (rect 16 21 45 33)(font "Arial" ))
|
||||
(port
|
||||
(pt 48 16)
|
||||
(input)
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN" (rect 35 7 46 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 48 16)(pt 35 16))
|
||||
)
|
||||
(port
|
||||
(pt 0 16)
|
||||
(output)
|
||||
(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 9 16)(pt 0 16))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 35 25)(pt 35 7))
|
||||
(line (pt 35 7)(pt 17 16))
|
||||
(line (pt 35 25)(pt 17 16))
|
||||
(circle (rect 9 12 17 20))
|
||||
)
|
||||
(flipy)
|
||||
)
|
||||
(symbol
|
||||
(rect 296 616 344 648)
|
||||
(text "NOT" (rect 27 0 47 10)(font "Arial" (font_size 6)))
|
||||
(text "inst31" (rect 16 21 45 33)(font "Arial" ))
|
||||
(port
|
||||
(pt 48 16)
|
||||
(input)
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN" (rect 35 7 46 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 48 16)(pt 35 16))
|
||||
)
|
||||
(port
|
||||
(pt 0 16)
|
||||
(output)
|
||||
(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 9 16)(pt 0 16))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 35 25)(pt 35 7))
|
||||
(line (pt 35 7)(pt 17 16))
|
||||
(line (pt 35 25)(pt 17 16))
|
||||
(circle (rect 9 12 17 20))
|
||||
)
|
||||
(flipy)
|
||||
)
|
||||
(symbol
|
||||
(rect 296 384 344 416)
|
||||
(text "NOT" (rect 27 0 47 10)(font "Arial" (font_size 6)))
|
||||
(text "inst27" (rect 16 21 45 33)(font "Arial" ))
|
||||
(port
|
||||
(pt 48 16)
|
||||
(input)
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN" (rect 35 7 46 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 48 16)(pt 35 16))
|
||||
)
|
||||
(port
|
||||
(pt 0 16)
|
||||
(output)
|
||||
(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 9 16)(pt 0 16))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 35 25)(pt 35 7))
|
||||
(line (pt 35 7)(pt 17 16))
|
||||
(line (pt 35 25)(pt 17 16))
|
||||
(circle (rect 9 12 17 20))
|
||||
)
|
||||
(flipy)
|
||||
)
|
||||
(connector
|
||||
(pt 416 88)
|
||||
(pt 416 104)
|
||||
)
|
||||
(connector
|
||||
(pt 416 152)
|
||||
(pt 416 144)
|
||||
)
|
||||
(connector
|
||||
(pt 416 144)
|
||||
(pt 368 144)
|
||||
)
|
||||
(connector
|
||||
(pt 416 200)
|
||||
(pt 416 192)
|
||||
)
|
||||
(connector
|
||||
(pt 416 192)
|
||||
(pt 368 192)
|
||||
)
|
||||
(connector
|
||||
(pt 416 248)
|
||||
(pt 416 240)
|
||||
)
|
||||
(connector
|
||||
(pt 416 240)
|
||||
(pt 368 240)
|
||||
)
|
||||
(connector
|
||||
(pt 440 120)
|
||||
(pt 456 120)
|
||||
)
|
||||
(connector
|
||||
(pt 440 168)
|
||||
(pt 456 168)
|
||||
)
|
||||
(connector
|
||||
(pt 440 216)
|
||||
(pt 456 216)
|
||||
)
|
||||
(connector
|
||||
(pt 440 264)
|
||||
(pt 456 264)
|
||||
)
|
||||
(connector
|
||||
(pt 280 352)
|
||||
(pt 456 352)
|
||||
)
|
||||
(connector
|
||||
(pt 296 560)
|
||||
(pt 208 560)
|
||||
)
|
||||
(connector
|
||||
(pt 296 592)
|
||||
(pt 208 592)
|
||||
)
|
||||
(connector
|
||||
(pt 296 632)
|
||||
(pt 208 632)
|
||||
)
|
||||
(connector
|
||||
(pt 296 440)
|
||||
(pt 208 440)
|
||||
)
|
||||
(connector
|
||||
(pt 208 480)
|
||||
(pt 232 480)
|
||||
)
|
||||
(connector
|
||||
(pt 368 88)
|
||||
(pt 368 144)
|
||||
)
|
||||
(connector
|
||||
(pt 368 144)
|
||||
(pt 368 192)
|
||||
)
|
||||
(connector
|
||||
(pt 368 192)
|
||||
(pt 368 240)
|
||||
)
|
||||
(connector
|
||||
(pt 208 88)
|
||||
(pt 368 88)
|
||||
)
|
||||
(connector
|
||||
(pt 368 88)
|
||||
(pt 416 88)
|
||||
)
|
||||
(connector
|
||||
(pt 208 352)
|
||||
(pt 232 352)
|
||||
)
|
||||
(connector
|
||||
(pt 208 400)
|
||||
(pt 296 400)
|
||||
)
|
||||
(connector
|
||||
(pt 208 48)
|
||||
(pt 456 48)
|
||||
)
|
||||
(connector
|
||||
(pt 208 120)
|
||||
(pt 392 120)
|
||||
)
|
||||
(connector
|
||||
(pt 208 168)
|
||||
(pt 392 168)
|
||||
)
|
||||
(connector
|
||||
(pt 208 216)
|
||||
(pt 392 216)
|
||||
)
|
||||
(connector
|
||||
(pt 208 264)
|
||||
(pt 392 264)
|
||||
)
|
||||
(connector
|
||||
(pt 208 520)
|
||||
(pt 456 520)
|
||||
)
|
||||
(connector
|
||||
(pt 344 400)
|
||||
(pt 456 400)
|
||||
)
|
||||
(connector
|
||||
(pt 344 440)
|
||||
(pt 456 440)
|
||||
)
|
||||
(connector
|
||||
(pt 344 560)
|
||||
(pt 456 560)
|
||||
)
|
||||
(connector
|
||||
(pt 344 592)
|
||||
(pt 456 592)
|
||||
)
|
||||
(connector
|
||||
(pt 344 632)
|
||||
(pt 456 632)
|
||||
)
|
||||
(connector
|
||||
(pt 280 480)
|
||||
(pt 456 480)
|
||||
)
|
||||
(connector
|
||||
(pt 208 312)
|
||||
(pt 456 312)
|
||||
)
|
||||
(junction (pt 368 144))
|
||||
(junction (pt 368 192))
|
||||
(junction (pt 368 88))
|
||||
(title_block
|
||||
(rect 32 680 289 732)
|
||||
(name "title-custom-small")
|
||||
(section (rect 0 0 256 17)(text "PROJECT" (rect 2 0 52 12)(font "Arial" ))(text "A-Z80" (rect 56 2 94 17)(font "Arial" (font_size 9)(bold)))(border))
|
||||
(section (rect 104 0 256 17)(text "MODULE" (rect 2 1 48 13)(font "Arial" ))(text "control_pins_n" (rect 43 2 143 17)(font "Arial" (font_size 9)(bold)))(border))
|
||||
(section (rect 0 18 256 34)(text "DESIGNER" (rect 2 0 59 12)(font "Arial" ))(text "Goran Devic" (rect 56 2 135 17)(font "Arial" (font_size 9)))(border))
|
||||
(section (rect 0 35 256 51)(text "DATE" (rect 2 0 30 12)(font "Arial" ))(text "July 6, 2014" (rect 56 3 124 17)(font "Arial" (font_size 8)))(border))
|
||||
(section (rect 192 35 256 51)(text "REV" (rect 2 1 25 13)(font "Arial" ))(text "1.1" (rect 43 3 60 17)(font "Arial" (font_size 8)))(border))
|
||||
(drawing
|
||||
)
|
||||
)
|
||||
@@ -0,0 +1,232 @@
|
||||
/*
|
||||
WARNING: Do NOT edit the input and output ports in this file in a text
|
||||
editor if you plan to continue editing the block that represents it in
|
||||
the Block Editor! File corruption is VERY likely to occur.
|
||||
*/
|
||||
/*
|
||||
Copyright (C) 1991-2013 Altera Corporation
|
||||
Your use of Altera Corporation's design tools, logic functions
|
||||
and other software and tools, and its AMPP partner logic
|
||||
functions, and any output files from any of the foregoing
|
||||
(including device programming or simulation files), and any
|
||||
associated documentation or information are expressly subject
|
||||
to the terms and conditions of the Altera Program License
|
||||
Subscription Agreement, Altera MegaCore Function License
|
||||
Agreement, or other applicable license agreement, including,
|
||||
without limitation, that your use is for the sole purpose of
|
||||
programming logic devices manufactured by Altera and sold by
|
||||
Altera or its authorized distributors. Please refer to the
|
||||
applicable agreement for further details.
|
||||
*/
|
||||
(header "symbol" (version "1.2"))
|
||||
(symbol
|
||||
(rect 16 16 232 304)
|
||||
(text "control_pins_n" (rect 5 0 88 14)(font "Arial" (font_size 8)))
|
||||
(text "inst" (rect 8 272 25 284)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "nM1_out" (rect 0 0 48 14)(font "Arial" (font_size 8)))
|
||||
(text "nM1_out" (rect 21 27 69 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 32)(pt 16 32))
|
||||
)
|
||||
(port
|
||||
(pt 0 48)
|
||||
(input)
|
||||
(text "pin_control_oe" (rect 0 0 83 14)(font "Arial" (font_size 8)))
|
||||
(text "pin_control_oe" (rect 21 43 104 57)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 48)(pt 16 48))
|
||||
)
|
||||
(port
|
||||
(pt 0 64)
|
||||
(input)
|
||||
(text "nMREQ_out" (rect 0 0 66 14)(font "Arial" (font_size 8)))
|
||||
(text "nMREQ_out" (rect 21 59 87 73)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 64)(pt 16 64))
|
||||
)
|
||||
(port
|
||||
(pt 0 80)
|
||||
(input)
|
||||
(text "nIORQ_out" (rect 0 0 61 14)(font "Arial" (font_size 8)))
|
||||
(text "nIORQ_out" (rect 21 75 82 89)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 80)(pt 16 80))
|
||||
)
|
||||
(port
|
||||
(pt 0 96)
|
||||
(input)
|
||||
(text "nRD_out" (rect 0 0 48 14)(font "Arial" (font_size 8)))
|
||||
(text "nRD_out" (rect 21 91 69 105)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 96)(pt 16 96))
|
||||
)
|
||||
(port
|
||||
(pt 0 112)
|
||||
(input)
|
||||
(text "nWR_out" (rect 0 0 51 14)(font "Arial" (font_size 8)))
|
||||
(text "nWR_out" (rect 21 107 72 121)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 112)(pt 16 112))
|
||||
)
|
||||
(port
|
||||
(pt 0 128)
|
||||
(input)
|
||||
(text "nRFSH_out" (rect 0 0 63 14)(font "Arial" (font_size 8)))
|
||||
(text "nRFSH_out" (rect 21 123 84 137)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 128)(pt 16 128))
|
||||
)
|
||||
(port
|
||||
(pt 0 144)
|
||||
(input)
|
||||
(text "in_halt" (rect 0 0 36 14)(font "Arial" (font_size 8)))
|
||||
(text "in_halt" (rect 21 139 57 153)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 144)(pt 16 144))
|
||||
)
|
||||
(port
|
||||
(pt 0 160)
|
||||
(input)
|
||||
(text "pin_nWAIT" (rect 0 0 61 14)(font "Arial" (font_size 8)))
|
||||
(text "pin_nWAIT" (rect 21 155 82 169)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 160)(pt 16 160))
|
||||
)
|
||||
(port
|
||||
(pt 0 176)
|
||||
(input)
|
||||
(text "pin_nBUSRQ" (rect 0 0 73 14)(font "Arial" (font_size 8)))
|
||||
(text "pin_nBUSRQ" (rect 21 171 94 185)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 176)(pt 16 176))
|
||||
)
|
||||
(port
|
||||
(pt 0 192)
|
||||
(input)
|
||||
(text "busack" (rect 0 0 41 14)(font "Arial" (font_size 8)))
|
||||
(text "busack" (rect 21 187 62 201)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 192)(pt 16 192))
|
||||
)
|
||||
(port
|
||||
(pt 0 208)
|
||||
(input)
|
||||
(text "CPUCLK" (rect 0 0 47 14)(font "Arial" (font_size 8)))
|
||||
(text "CPUCLK" (rect 21 203 68 217)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 208)(pt 16 208))
|
||||
)
|
||||
(port
|
||||
(pt 0 224)
|
||||
(input)
|
||||
(text "pin_nINT" (rect 0 0 48 14)(font "Arial" (font_size 8)))
|
||||
(text "pin_nINT" (rect 21 219 69 233)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 224)(pt 16 224))
|
||||
)
|
||||
(port
|
||||
(pt 0 240)
|
||||
(input)
|
||||
(text "pin_nNMI" (rect 0 0 50 14)(font "Arial" (font_size 8)))
|
||||
(text "pin_nNMI" (rect 21 235 71 249)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 240)(pt 16 240))
|
||||
)
|
||||
(port
|
||||
(pt 0 256)
|
||||
(input)
|
||||
(text "pin_nRESET" (rect 0 0 68 14)(font "Arial" (font_size 8)))
|
||||
(text "pin_nRESET" (rect 21 251 89 265)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 256)(pt 16 256))
|
||||
)
|
||||
(port
|
||||
(pt 216 32)
|
||||
(output)
|
||||
(text "pin_nM1" (rect 0 0 47 14)(font "Arial" (font_size 8)))
|
||||
(text "pin_nM1" (rect 148 27 195 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 216 32)(pt 200 32))
|
||||
)
|
||||
(port
|
||||
(pt 216 48)
|
||||
(output)
|
||||
(text "pin_nMREQ" (rect 0 0 64 14)(font "Arial" (font_size 8)))
|
||||
(text "pin_nMREQ" (rect 131 43 195 57)(font "Arial" (font_size 8)))
|
||||
(line (pt 216 48)(pt 200 48))
|
||||
)
|
||||
(port
|
||||
(pt 216 64)
|
||||
(output)
|
||||
(text "pin_nIORQ" (rect 0 0 60 14)(font "Arial" (font_size 8)))
|
||||
(text "pin_nIORQ" (rect 135 59 195 73)(font "Arial" (font_size 8)))
|
||||
(line (pt 216 64)(pt 200 64))
|
||||
)
|
||||
(port
|
||||
(pt 216 80)
|
||||
(output)
|
||||
(text "pin_nRD" (rect 0 0 47 14)(font "Arial" (font_size 8)))
|
||||
(text "pin_nRD" (rect 148 75 195 89)(font "Arial" (font_size 8)))
|
||||
(line (pt 216 80)(pt 200 80))
|
||||
)
|
||||
(port
|
||||
(pt 216 96)
|
||||
(output)
|
||||
(text "pin_nWR" (rect 0 0 50 14)(font "Arial" (font_size 8)))
|
||||
(text "pin_nWR" (rect 145 91 195 105)(font "Arial" (font_size 8)))
|
||||
(line (pt 216 96)(pt 200 96))
|
||||
)
|
||||
(port
|
||||
(pt 216 112)
|
||||
(output)
|
||||
(text "pin_nRFSH" (rect 0 0 62 14)(font "Arial" (font_size 8)))
|
||||
(text "pin_nRFSH" (rect 133 107 195 121)(font "Arial" (font_size 8)))
|
||||
(line (pt 216 112)(pt 200 112))
|
||||
)
|
||||
(port
|
||||
(pt 216 128)
|
||||
(output)
|
||||
(text "pin_nHALT" (rect 0 0 62 14)(font "Arial" (font_size 8)))
|
||||
(text "pin_nHALT" (rect 133 123 195 137)(font "Arial" (font_size 8)))
|
||||
(line (pt 216 128)(pt 200 128))
|
||||
)
|
||||
(port
|
||||
(pt 216 144)
|
||||
(output)
|
||||
(text "mwait" (rect 0 0 34 14)(font "Arial" (font_size 8)))
|
||||
(text "mwait" (rect 161 139 195 153)(font "Arial" (font_size 8)))
|
||||
(line (pt 216 144)(pt 200 144))
|
||||
)
|
||||
(port
|
||||
(pt 216 160)
|
||||
(output)
|
||||
(text "busrq" (rect 0 0 33 14)(font "Arial" (font_size 8)))
|
||||
(text "busrq" (rect 162 155 195 169)(font "Arial" (font_size 8)))
|
||||
(line (pt 216 160)(pt 200 160))
|
||||
)
|
||||
(port
|
||||
(pt 216 176)
|
||||
(output)
|
||||
(text "pin_nBUSACK" (rect 0 0 81 14)(font "Arial" (font_size 8)))
|
||||
(text "pin_nBUSACK" (rect 114 171 195 185)(font "Arial" (font_size 8)))
|
||||
(line (pt 216 176)(pt 200 176))
|
||||
)
|
||||
(port
|
||||
(pt 216 192)
|
||||
(output)
|
||||
(text "clk" (rect 0 0 15 14)(font "Arial" (font_size 8)))
|
||||
(text "clk" (rect 180 187 195 201)(font "Arial" (font_size 8)))
|
||||
(line (pt 216 192)(pt 200 192))
|
||||
)
|
||||
(port
|
||||
(pt 216 208)
|
||||
(output)
|
||||
(text "intr" (rect 0 0 17 14)(font "Arial" (font_size 8)))
|
||||
(text "intr" (rect 178 203 195 217)(font "Arial" (font_size 8)))
|
||||
(line (pt 216 208)(pt 200 208))
|
||||
)
|
||||
(port
|
||||
(pt 216 224)
|
||||
(output)
|
||||
(text "nmi" (rect 0 0 18 14)(font "Arial" (font_size 8)))
|
||||
(text "nmi" (rect 177 219 195 233)(font "Arial" (font_size 8)))
|
||||
(line (pt 216 224)(pt 200 224))
|
||||
)
|
||||
(port
|
||||
(pt 216 240)
|
||||
(output)
|
||||
(text "reset_in" (rect 0 0 46 14)(font "Arial" (font_size 8)))
|
||||
(text "reset_in" (rect 149 235 195 249)(font "Arial" (font_size 8)))
|
||||
(line (pt 216 240)(pt 200 240))
|
||||
)
|
||||
(drawing
|
||||
(rectangle (rect 16 16 200 272))
|
||||
)
|
||||
)
|
||||
@@ -0,0 +1,112 @@
|
||||
// Copyright (C) 1991-2013 Altera Corporation
|
||||
// Your use of Altera Corporation's design tools, logic functions
|
||||
// and other software and tools, and its AMPP partner logic
|
||||
// functions, and any output files from any of the foregoing
|
||||
// (including device programming or simulation files), and any
|
||||
// associated documentation or information are expressly subject
|
||||
// to the terms and conditions of the Altera Program License
|
||||
// Subscription Agreement, Altera MegaCore Function License
|
||||
// Agreement, or other applicable license agreement, including,
|
||||
// without limitation, that your use is for the sole purpose of
|
||||
// programming logic devices manufactured by Altera and sold by
|
||||
// Altera or its authorized distributors. Please refer to the
|
||||
// applicable agreement for further details.
|
||||
|
||||
// PROGRAM "Quartus II 64-Bit"
|
||||
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"
|
||||
// CREATED "Sun Nov 16 23:06:14 2014"
|
||||
|
||||
module control_pins_n(
|
||||
busack,
|
||||
CPUCLK,
|
||||
pin_control_oe,
|
||||
in_halt,
|
||||
pin_nWAIT,
|
||||
pin_nBUSRQ,
|
||||
pin_nINT,
|
||||
pin_nNMI,
|
||||
pin_nRESET,
|
||||
nM1_out,
|
||||
nRFSH_out,
|
||||
nRD_out,
|
||||
nWR_out,
|
||||
nIORQ_out,
|
||||
nMREQ_out,
|
||||
nmi,
|
||||
busrq,
|
||||
clk,
|
||||
intr,
|
||||
mwait,
|
||||
reset_in,
|
||||
pin_nM1,
|
||||
pin_nMREQ,
|
||||
pin_nIORQ,
|
||||
pin_nRD,
|
||||
pin_nWR,
|
||||
pin_nRFSH,
|
||||
pin_nHALT,
|
||||
pin_nBUSACK
|
||||
);
|
||||
|
||||
|
||||
input wire busack;
|
||||
input wire CPUCLK;
|
||||
input wire pin_control_oe;
|
||||
input wire in_halt;
|
||||
input wire pin_nWAIT;
|
||||
input wire pin_nBUSRQ;
|
||||
input wire pin_nINT;
|
||||
input wire pin_nNMI;
|
||||
input wire pin_nRESET;
|
||||
input wire nM1_out;
|
||||
input wire nRFSH_out;
|
||||
input wire nRD_out;
|
||||
input wire nWR_out;
|
||||
input wire nIORQ_out;
|
||||
input wire nMREQ_out;
|
||||
output wire nmi;
|
||||
output wire busrq;
|
||||
output wire clk;
|
||||
output wire intr;
|
||||
output wire mwait;
|
||||
output wire reset_in;
|
||||
output wire pin_nM1;
|
||||
output wire pin_nMREQ;
|
||||
output wire pin_nIORQ;
|
||||
output wire pin_nRD;
|
||||
output wire pin_nWR;
|
||||
output wire pin_nRFSH;
|
||||
output wire pin_nHALT;
|
||||
output wire pin_nBUSACK;
|
||||
|
||||
|
||||
assign clk = CPUCLK;
|
||||
assign pin_nM1 = nM1_out;
|
||||
assign pin_nRFSH = nRFSH_out;
|
||||
|
||||
|
||||
|
||||
assign pin_nMREQ = pin_control_oe ? nMREQ_out : 1'bz;
|
||||
|
||||
assign pin_nIORQ = pin_control_oe ? nIORQ_out : 1'bz;
|
||||
|
||||
assign pin_nRD = pin_control_oe ? nRD_out : 1'bz;
|
||||
|
||||
assign pin_nWR = pin_control_oe ? nWR_out : 1'bz;
|
||||
|
||||
assign busrq = ~pin_nBUSRQ;
|
||||
|
||||
assign pin_nHALT = ~in_halt;
|
||||
|
||||
assign mwait = ~pin_nWAIT;
|
||||
|
||||
assign pin_nBUSACK = ~busack;
|
||||
|
||||
assign intr = ~pin_nINT;
|
||||
|
||||
assign nmi = ~pin_nNMI;
|
||||
|
||||
assign reset_in = ~pin_nRESET;
|
||||
|
||||
|
||||
endmodule
|
||||
@@ -0,0 +1,612 @@
|
||||
/*
|
||||
WARNING: Do NOT edit the input and output ports in this file in a text
|
||||
editor if you plan to continue editing the block that represents it in
|
||||
the Block Editor! File corruption is VERY likely to occur.
|
||||
*/
|
||||
/*
|
||||
Copyright (C) 1991-2013 Altera Corporation
|
||||
Your use of Altera Corporation's design tools, logic functions
|
||||
and other software and tools, and its AMPP partner logic
|
||||
functions, and any output files from any of the foregoing
|
||||
(including device programming or simulation files), and any
|
||||
associated documentation or information are expressly subject
|
||||
to the terms and conditions of the Altera Program License
|
||||
Subscription Agreement, Altera MegaCore Function License
|
||||
Agreement, or other applicable license agreement, including,
|
||||
without limitation, that your use is for the sole purpose of
|
||||
programming logic devices manufactured by Altera and sold by
|
||||
Altera or its authorized distributors. Please refer to the
|
||||
applicable agreement for further details.
|
||||
*/
|
||||
(header "graphic" (version "1.4"))
|
||||
(pin
|
||||
(input)
|
||||
(rect 24 32 200 48)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "bus_db_pin_oe" (rect 9 0 82 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 24 200 200 216)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "bus_db_pin_re" (rect 9 0 79 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 24 216 200 232)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "ctl_bus_db_we" (rect 9 0 80 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 24 168 200 184)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "clk" (rect 9 0 23 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 24 256 200 272)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "ctl_bus_db_oe" (rect 9 0 79 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(bidir)
|
||||
(rect 728 176 904 192)
|
||||
(text "BIDIR" (rect 1 0 25 10)(font "Arial" (font_size 6)))
|
||||
(text "D[7..0]" (rect 90 0 124 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 56 4)(pt 78 4))
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 56 12)(pt 78 12))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
(line (pt 56 4)(pt 52 8))
|
||||
(line (pt 52 8)(pt 56 12))
|
||||
)
|
||||
(text "VCC" (rect 4 7 24 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(bidir)
|
||||
(rect 24 288 200 304)
|
||||
(text "BIDIR" (rect 151 6 175 16)(font "Arial" (font_size 6)))
|
||||
(text "db[7..0]" (rect 49 4 86 16)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 120 12)(pt 98 12))
|
||||
(line (pt 176 8)(pt 124 8))
|
||||
(line (pt 120 4)(pt 98 4))
|
||||
(line (pt 98 12)(pt 94 8))
|
||||
(line (pt 98 4)(pt 94 8))
|
||||
(line (pt 120 12)(pt 124 8))
|
||||
(line (pt 124 8)(pt 120 4))
|
||||
)
|
||||
(rotate180)
|
||||
(text "VCC" (rect 152 -1 172 9)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(symbol
|
||||
(rect 320 56 384 104)
|
||||
(text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6)))
|
||||
(text "inst0" (rect 3 37 26 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 14 16))
|
||||
)
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 14 32))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 42 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 14 12)(pt 30 12))
|
||||
(line (pt 14 37)(pt 31 37))
|
||||
(line (pt 14 12)(pt 14 37))
|
||||
(arc (pt 31 37)(pt 30 12)(rect 18 12 43 37))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 320 104 384 152)
|
||||
(text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6)))
|
||||
(text "inst1" (rect 3 37 26 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 14 16))
|
||||
)
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 14 32))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 42 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 14 12)(pt 30 12))
|
||||
(line (pt 14 37)(pt 31 37))
|
||||
(line (pt 14 12)(pt 14 37))
|
||||
(arc (pt 31 37)(pt 30 12)(rect 18 12 43 37))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 416 80 480 128)
|
||||
(text "OR2" (rect 1 0 19 10)(font "Arial" (font_size 6)))
|
||||
(text "inst2" (rect 3 37 26 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 15 32))
|
||||
)
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 15 16))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 48 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 14 36)(pt 25 36))
|
||||
(line (pt 14 13)(pt 25 13))
|
||||
(arc (pt 7 29)(pt 7 19)(rect -14 8 19 41))
|
||||
(arc (pt 49 24)(pt 25 13)(rect -6 13 57 76))
|
||||
(arc (pt 25 35)(pt 49 24)(rect -6 -27 57 36))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 320 192 384 240)
|
||||
(text "OR2" (rect 1 0 19 10)(font "Arial" (font_size 6)))
|
||||
(text "inst3" (rect 3 37 26 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 15 32))
|
||||
)
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 15 16))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 48 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 14 36)(pt 25 36))
|
||||
(line (pt 14 13)(pt 25 13))
|
||||
(arc (pt 7 29)(pt 7 19)(rect -14 8 19 41))
|
||||
(arc (pt 49 24)(pt 25 13)(rect -6 13 57 76))
|
||||
(arc (pt 25 35)(pt 49 24)(rect -6 -27 57 36))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 248 280 296 312)
|
||||
(text "TRI" (rect 32 0 47 10)(font "Arial" (font_size 6)))
|
||||
(text "inst_buf0" (rect -1 21 45 33)(font "Arial" ))
|
||||
(port
|
||||
(pt 48 16)
|
||||
(input)
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN" (rect 35 7 46 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 48 16)(pt 34 16))
|
||||
)
|
||||
(port
|
||||
(pt 24 0)
|
||||
(input)
|
||||
(text "OE" (rect 26 0 37 12)(font "Courier New" (bold))(invisible))
|
||||
(text "OE" (rect 11 0 22 12)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 24 12)(pt 24 0))
|
||||
)
|
||||
(port
|
||||
(pt 0 16)
|
||||
(output)
|
||||
(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 16 16)(pt 0 16))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 34 25)(pt 34 7))
|
||||
(line (pt 34 25)(pt 16 16))
|
||||
(line (pt 34 7)(pt 16 16))
|
||||
)
|
||||
(flipy)
|
||||
)
|
||||
(symbol
|
||||
(rect 640 168 688 200)
|
||||
(text "TRI" (rect 1 0 16 10)(font "Arial" (font_size 6)))
|
||||
(text "inst_buf1" (rect 3 21 49 33)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 14 16))
|
||||
)
|
||||
(port
|
||||
(pt 24 0)
|
||||
(input)
|
||||
(text "OE" (rect 26 0 37 12)(font "Courier New" (bold))(invisible))
|
||||
(text "OE" (rect 26 0 37 12)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 24 12)(pt 24 0))
|
||||
)
|
||||
(port
|
||||
(pt 48 16)
|
||||
(output)
|
||||
(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 32 16)(pt 48 16))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 14 25)(pt 14 7))
|
||||
(line (pt 14 25)(pt 32 16))
|
||||
(line (pt 14 7)(pt 32 16))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 528 160 592 240)
|
||||
(text "DFFE" (rect 1 0 25 10)(font "Arial" (font_size 6)))
|
||||
(text "dlatch" (rect 3 68 32 80)(font "Arial" ))
|
||||
(port
|
||||
(pt 32 0)
|
||||
(input)
|
||||
(text "PRN" (rect 24 13 41 25)(font "Courier New" (bold)))
|
||||
(text "PRN" (rect 24 11 41 23)(font "Courier New" (bold)))
|
||||
(line (pt 32 4)(pt 32 0))
|
||||
)
|
||||
(port
|
||||
(pt 32 80)
|
||||
(input)
|
||||
(text "CLRN" (rect 21 59 44 71)(font "Courier New" (bold)))
|
||||
(text "CLRN" (rect 21 58 44 70)(font "Courier New" (bold)))
|
||||
(line (pt 32 80)(pt 32 76))
|
||||
)
|
||||
(port
|
||||
(pt 0 24)
|
||||
(input)
|
||||
(text "D" (rect 14 20 19 32)(font "Courier New" (bold)))
|
||||
(text "D" (rect 14 20 19 32)(font "Courier New" (bold)))
|
||||
(line (pt 0 24)(pt 12 24))
|
||||
)
|
||||
(port
|
||||
(pt 0 40)
|
||||
(input)
|
||||
(text "CLK" (rect 2 28 19 40)(font "Courier New" (bold))(invisible))
|
||||
(text "CLK" (rect 2 28 19 40)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 40)(pt 12 40))
|
||||
)
|
||||
(port
|
||||
(pt 0 56)
|
||||
(input)
|
||||
(text "ENA" (rect 14 50 31 62)(font "Courier New" (bold)))
|
||||
(text "ENA" (rect 14 50 31 62)(font "Courier New" (bold)))
|
||||
(line (pt 0 56)(pt 12 56))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "Q" (rect 44 20 49 32)(font "Courier New" (bold)))
|
||||
(text "Q" (rect 44 20 49 32)(font "Courier New" (bold)))
|
||||
(line (pt 53 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 12 68)(pt 52 68))
|
||||
(line (pt 12 12)(pt 52 12))
|
||||
(line (pt 52 68)(pt 52 12))
|
||||
(line (pt 12 68)(pt 12 12))
|
||||
(line (pt 12 34)(pt 19 41))
|
||||
(line (pt 18 41)(pt 12 47))
|
||||
(circle (rect 28 4 36 12))
|
||||
(circle (rect 28 68 36 76))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 424 160 472 192)
|
||||
(text "NOT" (rect 1 0 21 10)(font "Arial" (font_size 6)))
|
||||
(text "nclk" (rect 3 21 23 33)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 13 16))
|
||||
)
|
||||
(port
|
||||
(pt 48 16)
|
||||
(output)
|
||||
(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 39 16)(pt 48 16))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 13 25)(pt 13 7))
|
||||
(line (pt 13 7)(pt 31 16))
|
||||
(line (pt 13 25)(pt 31 16))
|
||||
(circle (rect 31 12 39 20))
|
||||
)
|
||||
)
|
||||
(connector
|
||||
(pt 400 96)
|
||||
(pt 416 96)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 400 112)
|
||||
(pt 416 112)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 400 112)
|
||||
(pt 400 128)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 288 120)
|
||||
(pt 320 120)
|
||||
)
|
||||
(connector
|
||||
(pt 400 96)
|
||||
(pt 400 80)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 272 72)
|
||||
(pt 320 72)
|
||||
)
|
||||
(connector
|
||||
(pt 384 80)
|
||||
(pt 400 80)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 384 128)
|
||||
(pt 400 128)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 320 136)
|
||||
(pt 304 136)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 320 88)
|
||||
(pt 224 88)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 224 88)
|
||||
(pt 224 296)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 272 264)
|
||||
(pt 200 264)
|
||||
)
|
||||
(connector
|
||||
(pt 200 296)
|
||||
(pt 224 296)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 224 296)
|
||||
(pt 248 296)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 272 264)
|
||||
(pt 272 280)
|
||||
)
|
||||
(connector
|
||||
(pt 304 136)
|
||||
(pt 304 256)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 272 72)
|
||||
(pt 272 224)
|
||||
)
|
||||
(connector
|
||||
(pt 288 120)
|
||||
(pt 288 208)
|
||||
)
|
||||
(connector
|
||||
(pt 480 104)
|
||||
(pt 504 104)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 504 104)
|
||||
(pt 504 184)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 528 184)
|
||||
(pt 504 184)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 296 296)
|
||||
(pt 616 296)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 616 184)
|
||||
(pt 616 296)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 200 40)
|
||||
(pt 664 40)
|
||||
)
|
||||
(connector
|
||||
(pt 664 40)
|
||||
(pt 664 168)
|
||||
)
|
||||
(connector
|
||||
(pt 616 184)
|
||||
(pt 640 184)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 304 256)
|
||||
(pt 704 256)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 704 184)
|
||||
(pt 704 256)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 688 184)
|
||||
(pt 704 184)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 704 184)
|
||||
(pt 728 184)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(text "dout[7..0]" (rect 598 168 645 180)(font "Arial" ))
|
||||
(pt 592 184)
|
||||
(pt 616 184)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 200 176)
|
||||
(pt 424 176)
|
||||
)
|
||||
(connector
|
||||
(pt 488 200)
|
||||
(pt 528 200)
|
||||
)
|
||||
(connector
|
||||
(pt 488 200)
|
||||
(pt 488 176)
|
||||
)
|
||||
(connector
|
||||
(pt 488 176)
|
||||
(pt 472 176)
|
||||
)
|
||||
(connector
|
||||
(pt 528 216)
|
||||
(pt 384 216)
|
||||
)
|
||||
(connector
|
||||
(pt 200 208)
|
||||
(pt 288 208)
|
||||
)
|
||||
(connector
|
||||
(pt 200 224)
|
||||
(pt 272 224)
|
||||
)
|
||||
(connector
|
||||
(pt 272 224)
|
||||
(pt 320 224)
|
||||
)
|
||||
(connector
|
||||
(pt 288 208)
|
||||
(pt 320 208)
|
||||
)
|
||||
(junction (pt 224 296))
|
||||
(junction (pt 272 224))
|
||||
(junction (pt 288 208))
|
||||
(junction (pt 616 184))
|
||||
(junction (pt 704 184))
|
||||
(text "Repeated 8 times, once for each data pin." (rect 648 280 885 294)(font "Arial" (font_size 8)))
|
||||
(title_block
|
||||
(rect 24 360 281 412)
|
||||
(name "title-custom-small")
|
||||
(section (rect 0 35 256 51)(text "DATE" (rect 2 0 30 12)(font "Arial" ))(text "June 14, 2014, 2016" (rect 56 3 171 17)(font "Arial" (font_size 8)))(border))
|
||||
(section (rect 0 18 256 34)(text "DESIGNER" (rect 2 0 59 12)(font "Arial" ))(text "Goran Devic" (rect 56 2 135 17)(font "Arial" (font_size 9)))(border))
|
||||
(section (rect 104 0 256 17)(text "MODULE" (rect 2 1 48 13)(font "Arial" ))(text "data_pins" (rect 43 2 109 17)(font "Arial" (font_size 9)(bold)))(border))
|
||||
(section (rect 0 0 256 17)(text "PROJECT" (rect 2 0 52 12)(font "Arial" ))(text "A-Z80" (rect 56 2 94 17)(font "Arial" (font_size 9)(bold)))(border))
|
||||
(section (rect 192 35 256 51)(text "REV" (rect 2 1 25 13)(font "Arial" ))(text "1.4" (rect 43 3 60 17)(font "Arial" (font_size 8)))(border))
|
||||
(drawing
|
||||
)
|
||||
)
|
||||
@@ -0,0 +1,78 @@
|
||||
/*
|
||||
WARNING: Do NOT edit the input and output ports in this file in a text
|
||||
editor if you plan to continue editing the block that represents it in
|
||||
the Block Editor! File corruption is VERY likely to occur.
|
||||
*/
|
||||
/*
|
||||
Copyright (C) 1991-2013 Altera Corporation
|
||||
Your use of Altera Corporation's design tools, logic functions
|
||||
and other software and tools, and its AMPP partner logic
|
||||
functions, and any output files from any of the foregoing
|
||||
(including device programming or simulation files), and any
|
||||
associated documentation or information are expressly subject
|
||||
to the terms and conditions of the Altera Program License
|
||||
Subscription Agreement, Altera MegaCore Function License
|
||||
Agreement, or other applicable license agreement, including,
|
||||
without limitation, that your use is for the sole purpose of
|
||||
programming logic devices manufactured by Altera and sold by
|
||||
Altera or its authorized distributors. Please refer to the
|
||||
applicable agreement for further details.
|
||||
*/
|
||||
(header "symbol" (version "1.2"))
|
||||
(symbol
|
||||
(rect 16 16 200 144)
|
||||
(text "data_pins" (rect 5 0 60 14)(font "Arial" (font_size 8)))
|
||||
(text "inst" (rect 8 112 25 124)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "bus_db_pin_oe" (rect 0 0 87 14)(font "Arial" (font_size 8)))
|
||||
(text "bus_db_pin_oe" (rect 21 27 108 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 32)(pt 16 32))
|
||||
)
|
||||
(port
|
||||
(pt 0 48)
|
||||
(input)
|
||||
(text "clk" (rect 0 0 15 14)(font "Arial" (font_size 8)))
|
||||
(text "clk" (rect 21 43 36 57)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 48)(pt 16 48))
|
||||
)
|
||||
(port
|
||||
(pt 0 64)
|
||||
(input)
|
||||
(text "bus_db_pin_re" (rect 0 0 84 14)(font "Arial" (font_size 8)))
|
||||
(text "bus_db_pin_re" (rect 21 59 105 73)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 64)(pt 16 64))
|
||||
)
|
||||
(port
|
||||
(pt 0 80)
|
||||
(input)
|
||||
(text "ctl_bus_db_we" (rect 0 0 88 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_bus_db_we" (rect 21 75 109 89)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 80)(pt 16 80))
|
||||
)
|
||||
(port
|
||||
(pt 0 96)
|
||||
(input)
|
||||
(text "ctl_bus_db_oe" (rect 0 0 83 14)(font "Arial" (font_size 8)))
|
||||
(text "ctl_bus_db_oe" (rect 21 91 104 105)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 96)(pt 16 96))
|
||||
)
|
||||
(port
|
||||
(pt 184 32)
|
||||
(bidir)
|
||||
(text "D[7..0]" (rect 0 0 36 14)(font "Arial" (font_size 8)))
|
||||
(text "D[7..0]" (rect 127 27 163 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 184 32)(pt 168 32)(line_width 3))
|
||||
)
|
||||
(port
|
||||
(pt 184 48)
|
||||
(bidir)
|
||||
(text "db[7..0]" (rect 0 0 42 14)(font "Arial" (font_size 8)))
|
||||
(text "db[7..0]" (rect 121 43 163 57)(font "Arial" (font_size 8)))
|
||||
(line (pt 184 48)(pt 168 48)(line_width 3))
|
||||
)
|
||||
(drawing
|
||||
(rectangle (rect 16 16 168 112))
|
||||
)
|
||||
)
|
||||
@@ -0,0 +1,86 @@
|
||||
// Copyright (C) 1991-2013 Altera Corporation
|
||||
// Your use of Altera Corporation's design tools, logic functions
|
||||
// and other software and tools, and its AMPP partner logic
|
||||
// functions, and any output files from any of the foregoing
|
||||
// (including device programming or simulation files), and any
|
||||
// associated documentation or information are expressly subject
|
||||
// to the terms and conditions of the Altera Program License
|
||||
// Subscription Agreement, Altera MegaCore Function License
|
||||
// Agreement, or other applicable license agreement, including,
|
||||
// without limitation, that your use is for the sole purpose of
|
||||
// programming logic devices manufactured by Altera and sold by
|
||||
// Altera or its authorized distributors. Please refer to the
|
||||
// applicable agreement for further details.
|
||||
|
||||
// PROGRAM "Quartus II 64-Bit"
|
||||
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"
|
||||
// CREATED "Thu Nov 06 23:28:26 2014"
|
||||
|
||||
module data_pins(
|
||||
bus_db_pin_oe,
|
||||
bus_db_pin_re,
|
||||
ctl_bus_db_we,
|
||||
clk,
|
||||
ctl_bus_db_oe,
|
||||
D,
|
||||
db
|
||||
);
|
||||
|
||||
|
||||
input wire bus_db_pin_oe;
|
||||
input wire bus_db_pin_re;
|
||||
input wire ctl_bus_db_we;
|
||||
input wire clk;
|
||||
input wire ctl_bus_db_oe;
|
||||
inout wire [7:0] D;
|
||||
inout wire [7:0] db;
|
||||
|
||||
reg [7:0] dout;
|
||||
wire [7:0] SYNTHESIZED_WIRE_0;
|
||||
wire SYNTHESIZED_WIRE_1;
|
||||
wire SYNTHESIZED_WIRE_2;
|
||||
wire [7:0] SYNTHESIZED_WIRE_3;
|
||||
wire [7:0] SYNTHESIZED_WIRE_4;
|
||||
|
||||
|
||||
|
||||
|
||||
|
||||
always@(posedge SYNTHESIZED_WIRE_1)
|
||||
begin
|
||||
if (SYNTHESIZED_WIRE_2)
|
||||
begin
|
||||
dout[7:0] <= SYNTHESIZED_WIRE_0[7:0];
|
||||
end
|
||||
end
|
||||
|
||||
assign SYNTHESIZED_WIRE_4 = {ctl_bus_db_we,ctl_bus_db_we,ctl_bus_db_we,ctl_bus_db_we,ctl_bus_db_we,ctl_bus_db_we,ctl_bus_db_we,ctl_bus_db_we} & db;
|
||||
|
||||
assign SYNTHESIZED_WIRE_3 = {bus_db_pin_re,bus_db_pin_re,bus_db_pin_re,bus_db_pin_re,bus_db_pin_re,bus_db_pin_re,bus_db_pin_re,bus_db_pin_re} & D;
|
||||
|
||||
assign SYNTHESIZED_WIRE_0 = SYNTHESIZED_WIRE_3 | SYNTHESIZED_WIRE_4;
|
||||
|
||||
assign SYNTHESIZED_WIRE_2 = ctl_bus_db_we | bus_db_pin_re;
|
||||
|
||||
assign db[7] = ctl_bus_db_oe ? dout[7] : 1'bz;
|
||||
assign db[6] = ctl_bus_db_oe ? dout[6] : 1'bz;
|
||||
assign db[5] = ctl_bus_db_oe ? dout[5] : 1'bz;
|
||||
assign db[4] = ctl_bus_db_oe ? dout[4] : 1'bz;
|
||||
assign db[3] = ctl_bus_db_oe ? dout[3] : 1'bz;
|
||||
assign db[2] = ctl_bus_db_oe ? dout[2] : 1'bz;
|
||||
assign db[1] = ctl_bus_db_oe ? dout[1] : 1'bz;
|
||||
assign db[0] = ctl_bus_db_oe ? dout[0] : 1'bz;
|
||||
|
||||
assign D[7] = bus_db_pin_oe ? dout[7] : 1'bz;
|
||||
assign D[6] = bus_db_pin_oe ? dout[6] : 1'bz;
|
||||
assign D[5] = bus_db_pin_oe ? dout[5] : 1'bz;
|
||||
assign D[4] = bus_db_pin_oe ? dout[4] : 1'bz;
|
||||
assign D[3] = bus_db_pin_oe ? dout[3] : 1'bz;
|
||||
assign D[2] = bus_db_pin_oe ? dout[2] : 1'bz;
|
||||
assign D[1] = bus_db_pin_oe ? dout[1] : 1'bz;
|
||||
assign D[0] = bus_db_pin_oe ? dout[0] : 1'bz;
|
||||
|
||||
assign SYNTHESIZED_WIRE_1 = ~clk;
|
||||
|
||||
|
||||
endmodule
|
||||
@@ -0,0 +1,39 @@
|
||||
// Use this file with Lattice toolset instead of data_pins.v
|
||||
//
|
||||
// This file is provided courtesy by JuanS
|
||||
|
||||
module data_pins(
|
||||
bus_db_pin_oe,
|
||||
bus_db_pin_re,
|
||||
ctl_bus_db_we,
|
||||
clk,
|
||||
ctl_bus_db_oe,
|
||||
D,
|
||||
db
|
||||
);
|
||||
|
||||
input wire bus_db_pin_oe;
|
||||
input wire bus_db_pin_re;
|
||||
input wire ctl_bus_db_we;
|
||||
input wire clk;
|
||||
input wire ctl_bus_db_oe;
|
||||
inout wire [7:0] D;
|
||||
inout wire [7:0] db;
|
||||
|
||||
reg [7:0] dout;
|
||||
|
||||
always@(negedge clk)
|
||||
begin
|
||||
if (ctl_bus_db_we | bus_db_pin_re)
|
||||
begin
|
||||
if (bus_db_pin_re)
|
||||
dout <= D;
|
||||
else if (ctl_bus_db_we)
|
||||
dout <= db;
|
||||
end
|
||||
end
|
||||
|
||||
assign db = ctl_bus_db_oe ? dout : 8'hZ;
|
||||
assign D = bus_db_pin_oe ? dout : 8'hZ;
|
||||
|
||||
endmodule
|
||||
@@ -0,0 +1,230 @@
|
||||
/*
|
||||
WARNING: Do NOT edit the input and output ports in this file in a text
|
||||
editor if you plan to continue editing the block that represents it in
|
||||
the Block Editor! File corruption is VERY likely to occur.
|
||||
*/
|
||||
/*
|
||||
Copyright (C) 1991-2013 Altera Corporation
|
||||
Your use of Altera Corporation's design tools, logic functions
|
||||
and other software and tools, and its AMPP partner logic
|
||||
functions, and any output files from any of the foregoing
|
||||
(including device programming or simulation files), and any
|
||||
associated documentation or information are expressly subject
|
||||
to the terms and conditions of the Altera Program License
|
||||
Subscription Agreement, Altera MegaCore Function License
|
||||
Agreement, or other applicable license agreement, including,
|
||||
without limitation, that your use is for the sole purpose of
|
||||
programming logic devices manufactured by Altera and sold by
|
||||
Altera or its authorized distributors. Please refer to the
|
||||
applicable agreement for further details.
|
||||
*/
|
||||
(header "graphic" (version "1.4"))
|
||||
(pin
|
||||
(input)
|
||||
(rect 32 32 208 48)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "sw_up_en" (rect 9 0 57 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 32 128 208 144)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "sw_down_en" (rect 9 0 70 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(bidir)
|
||||
(rect 32 80 208 96)
|
||||
(text "BIDIR" (rect 151 0 175 10)(font "Arial" (font_size 6)))
|
||||
(text "db_down[7..0]" (rect 18 0 86 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 120 4)(pt 98 4))
|
||||
(line (pt 176 8)(pt 124 8))
|
||||
(line (pt 120 12)(pt 98 12))
|
||||
(line (pt 98 4)(pt 94 8))
|
||||
(line (pt 98 12)(pt 94 8))
|
||||
(line (pt 120 4)(pt 124 8))
|
||||
(line (pt 124 8)(pt 120 12))
|
||||
)
|
||||
(flipy)
|
||||
(text "VCC" (rect 152 7 172 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(bidir)
|
||||
(rect 352 80 528 96)
|
||||
(text "BIDIR" (rect 1 0 25 10)(font "Arial" (font_size 6)))
|
||||
(text "db_up[7..0]" (rect 90 0 145 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 56 4)(pt 78 4))
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 56 12)(pt 78 12))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
(line (pt 56 4)(pt 52 8))
|
||||
(line (pt 52 8)(pt 56 12))
|
||||
)
|
||||
(text "VCC" (rect 4 7 24 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(symbol
|
||||
(rect 256 56 304 88)
|
||||
(text "TRI" (rect 1 0 16 10)(font "Arial" (font_size 6)))
|
||||
(text "tri1" (rect 3 21 18 33)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 14 16))
|
||||
)
|
||||
(port
|
||||
(pt 24 0)
|
||||
(input)
|
||||
(text "OE" (rect 26 0 37 12)(font "Courier New" (bold))(invisible))
|
||||
(text "OE" (rect 26 0 37 12)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 24 12)(pt 24 0))
|
||||
)
|
||||
(port
|
||||
(pt 48 16)
|
||||
(output)
|
||||
(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 32 16)(pt 48 16))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 14 25)(pt 14 7))
|
||||
(line (pt 14 25)(pt 32 16))
|
||||
(line (pt 14 7)(pt 32 16))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 256 88 304 120)
|
||||
(text "TRI" (rect 32 22 47 32)(font "Arial" (font_size 6)))
|
||||
(text "tri2" (rect 30 -1 45 11)(font "Arial" ))
|
||||
(port
|
||||
(pt 48 16)
|
||||
(input)
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN" (rect 35 13 46 25)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 48 16)(pt 34 16))
|
||||
)
|
||||
(port
|
||||
(pt 24 32)
|
||||
(input)
|
||||
(text "OE" (rect 26 0 37 12)(font "Courier New" (bold))(invisible))
|
||||
(text "OE" (rect 11 20 22 32)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 24 20)(pt 24 32))
|
||||
)
|
||||
(port
|
||||
(pt 0 16)
|
||||
(output)
|
||||
(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect -1 13 16 25)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 16 16)(pt 0 16))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 34 7)(pt 34 25))
|
||||
(line (pt 34 7)(pt 16 16))
|
||||
(line (pt 34 25)(pt 16 16))
|
||||
)
|
||||
(rotate180)
|
||||
)
|
||||
(connector
|
||||
(pt 208 88)
|
||||
(pt 232 88)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 232 72)
|
||||
(pt 256 72)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 232 104)
|
||||
(pt 256 104)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 304 72)
|
||||
(pt 328 72)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 328 104)
|
||||
(pt 304 104)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 328 88)
|
||||
(pt 352 88)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 280 40)
|
||||
(pt 280 56)
|
||||
)
|
||||
(connector
|
||||
(pt 280 136)
|
||||
(pt 280 120)
|
||||
)
|
||||
(connector
|
||||
(pt 232 72)
|
||||
(pt 232 88)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 232 88)
|
||||
(pt 232 104)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 328 72)
|
||||
(pt 328 88)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 328 88)
|
||||
(pt 328 104)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 208 40)
|
||||
(pt 280 40)
|
||||
)
|
||||
(connector
|
||||
(pt 208 136)
|
||||
(pt 280 136)
|
||||
)
|
||||
(junction (pt 232 88))
|
||||
(junction (pt 328 88))
|
||||
(title_block
|
||||
(rect 32 184 289 236)
|
||||
(name "title-custom-small")
|
||||
(section (rect 0 35 256 51)(text "DATE" (rect 2 0 30 12)(font "Arial" ))(text "June 14, 2014" (rect 56 3 136 17)(font "Arial" (font_size 8)))(border))
|
||||
(section (rect 0 18 256 34)(text "DESIGNER" (rect 2 0 59 12)(font "Arial" ))(text "Goran Devic" (rect 56 2 135 17)(font "Arial" (font_size 9)))(border))
|
||||
(section (rect 104 0 256 17)(text "MODULE" (rect 2 1 48 13)(font "Arial" ))(text "data_switch" (rect 43 2 125 17)(font "Arial" (font_size 9)(bold)))(border))
|
||||
(section (rect 0 0 256 17)(text "PROJECT" (rect 2 0 52 12)(font "Arial" ))(text "A-Z80" (rect 56 2 94 17)(font "Arial" (font_size 9)(bold)))(border))
|
||||
(section (rect 192 35 256 51)(text "REV" (rect 2 1 25 13)(font "Arial" ))(text "1.0" (rect 43 3 60 17)(font "Arial" (font_size 8)))(border))
|
||||
(drawing
|
||||
)
|
||||
)
|
||||
@@ -0,0 +1,57 @@
|
||||
/*
|
||||
WARNING: Do NOT edit the input and output ports in this file in a text
|
||||
editor if you plan to continue editing the block that represents it in
|
||||
the Block Editor! File corruption is VERY likely to occur.
|
||||
*/
|
||||
/*
|
||||
Copyright (C) 1991-2013 Altera Corporation
|
||||
Your use of Altera Corporation's design tools, logic functions
|
||||
and other software and tools, and its AMPP partner logic
|
||||
functions, and any output files from any of the foregoing
|
||||
(including device programming or simulation files), and any
|
||||
associated documentation or information are expressly subject
|
||||
to the terms and conditions of the Altera Program License
|
||||
Subscription Agreement, Altera MegaCore Function License
|
||||
Agreement, or other applicable license agreement, including,
|
||||
without limitation, that your use is for the sole purpose of
|
||||
programming logic devices manufactured by Altera and sold by
|
||||
Altera or its authorized distributors. Please refer to the
|
||||
applicable agreement for further details.
|
||||
*/
|
||||
(header "symbol" (version "1.2"))
|
||||
(symbol
|
||||
(rect 16 16 232 112)
|
||||
(text "data_switch" (rect 5 0 75 14)(font "Arial" (font_size 8)))
|
||||
(text "inst" (rect 8 80 25 92)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "sw_up_en" (rect 0 0 61 14)(font "Arial" (font_size 8)))
|
||||
(text "sw_up_en" (rect 21 27 82 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 32)(pt 16 32))
|
||||
)
|
||||
(port
|
||||
(pt 0 48)
|
||||
(input)
|
||||
(text "sw_down_en" (rect 0 0 80 14)(font "Arial" (font_size 8)))
|
||||
(text "sw_down_en" (rect 21 43 101 57)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 48)(pt 16 48))
|
||||
)
|
||||
(port
|
||||
(pt 216 32)
|
||||
(bidir)
|
||||
(text "db_down[7..0]" (rect 0 0 82 14)(font "Arial" (font_size 8)))
|
||||
(text "db_down[7..0]" (rect 113 27 195 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 216 32)(pt 200 32)(line_width 3))
|
||||
)
|
||||
(port
|
||||
(pt 216 48)
|
||||
(bidir)
|
||||
(text "db_up[7..0]" (rect 0 0 63 14)(font "Arial" (font_size 8)))
|
||||
(text "db_up[7..0]" (rect 132 43 195 57)(font "Arial" (font_size 8)))
|
||||
(line (pt 216 48)(pt 200 48)(line_width 3))
|
||||
)
|
||||
(drawing
|
||||
(rectangle (rect 16 16 200 80))
|
||||
)
|
||||
)
|
||||
@@ -0,0 +1,55 @@
|
||||
// Copyright (C) 1991-2013 Altera Corporation
|
||||
// Your use of Altera Corporation's design tools, logic functions
|
||||
// and other software and tools, and its AMPP partner logic
|
||||
// functions, and any output files from any of the foregoing
|
||||
// (including device programming or simulation files), and any
|
||||
// associated documentation or information are expressly subject
|
||||
// to the terms and conditions of the Altera Program License
|
||||
// Subscription Agreement, Altera MegaCore Function License
|
||||
// Agreement, or other applicable license agreement, including,
|
||||
// without limitation, that your use is for the sole purpose of
|
||||
// programming logic devices manufactured by Altera and sold by
|
||||
// Altera or its authorized distributors. Please refer to the
|
||||
// applicable agreement for further details.
|
||||
|
||||
// PROGRAM "Quartus II 64-Bit"
|
||||
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"
|
||||
// CREATED "Mon Oct 13 12:33:19 2014"
|
||||
|
||||
module data_switch(
|
||||
sw_up_en,
|
||||
sw_down_en,
|
||||
db_down,
|
||||
db_up
|
||||
);
|
||||
|
||||
|
||||
input wire sw_up_en;
|
||||
input wire sw_down_en;
|
||||
inout wire [7:0] db_down;
|
||||
inout wire [7:0] db_up;
|
||||
|
||||
|
||||
|
||||
|
||||
|
||||
assign db_up[7] = sw_up_en ? db_down[7] : 1'bz;
|
||||
assign db_up[6] = sw_up_en ? db_down[6] : 1'bz;
|
||||
assign db_up[5] = sw_up_en ? db_down[5] : 1'bz;
|
||||
assign db_up[4] = sw_up_en ? db_down[4] : 1'bz;
|
||||
assign db_up[3] = sw_up_en ? db_down[3] : 1'bz;
|
||||
assign db_up[2] = sw_up_en ? db_down[2] : 1'bz;
|
||||
assign db_up[1] = sw_up_en ? db_down[1] : 1'bz;
|
||||
assign db_up[0] = sw_up_en ? db_down[0] : 1'bz;
|
||||
|
||||
assign db_down[7] = sw_down_en ? db_up[7] : 1'bz;
|
||||
assign db_down[6] = sw_down_en ? db_up[6] : 1'bz;
|
||||
assign db_down[5] = sw_down_en ? db_up[5] : 1'bz;
|
||||
assign db_down[4] = sw_down_en ? db_up[4] : 1'bz;
|
||||
assign db_down[3] = sw_down_en ? db_up[3] : 1'bz;
|
||||
assign db_down[2] = sw_down_en ? db_up[2] : 1'bz;
|
||||
assign db_down[1] = sw_down_en ? db_up[1] : 1'bz;
|
||||
assign db_down[0] = sw_down_en ? db_up[0] : 1'bz;
|
||||
|
||||
|
||||
endmodule
|
||||
@@ -0,0 +1,518 @@
|
||||
/*
|
||||
WARNING: Do NOT edit the input and output ports in this file in a text
|
||||
editor if you plan to continue editing the block that represents it in
|
||||
the Block Editor! File corruption is VERY likely to occur.
|
||||
*/
|
||||
/*
|
||||
Copyright (C) 1991-2013 Altera Corporation
|
||||
Your use of Altera Corporation's design tools, logic functions
|
||||
and other software and tools, and its AMPP partner logic
|
||||
functions, and any output files from any of the foregoing
|
||||
(including device programming or simulation files), and any
|
||||
associated documentation or information are expressly subject
|
||||
to the terms and conditions of the Altera Program License
|
||||
Subscription Agreement, Altera MegaCore Function License
|
||||
Agreement, or other applicable license agreement, including,
|
||||
without limitation, that your use is for the sole purpose of
|
||||
programming logic devices manufactured by Altera and sold by
|
||||
Altera or its authorized distributors. Please refer to the
|
||||
applicable agreement for further details.
|
||||
*/
|
||||
(header "graphic" (version "1.4"))
|
||||
(pin
|
||||
(input)
|
||||
(rect 32 32 208 48)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "sw_up_en" (rect 9 0 57 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 32 304 208 320)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "sw_down_en" (rect 9 0 70 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 32 336 208 352)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "sw_mask543_en" (rect 9 0 90 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(bidir)
|
||||
(rect 32 80 208 96)
|
||||
(text "BIDIR" (rect 151 0 175 10)(font "Arial" (font_size 6)))
|
||||
(text "db_down[7..0]" (rect 18 0 86 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 120 4)(pt 98 4))
|
||||
(line (pt 176 8)(pt 124 8))
|
||||
(line (pt 120 12)(pt 98 12))
|
||||
(line (pt 98 4)(pt 94 8))
|
||||
(line (pt 98 12)(pt 94 8))
|
||||
(line (pt 120 4)(pt 124 8))
|
||||
(line (pt 124 8)(pt 120 12))
|
||||
)
|
||||
(flipy)
|
||||
(text "VCC" (rect 152 7 172 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(bidir)
|
||||
(rect 624 80 800 96)
|
||||
(text "BIDIR" (rect 1 0 25 10)(font "Arial" (font_size 6)))
|
||||
(text "db_up[7..0]" (rect 90 0 145 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 56 4)(pt 78 4))
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 56 12)(pt 78 12))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
(line (pt 56 4)(pt 52 8))
|
||||
(line (pt 52 8)(pt 56 12))
|
||||
)
|
||||
(text "VCC" (rect 4 7 24 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(symbol
|
||||
(rect 392 56 440 88)
|
||||
(text "TRI" (rect 1 0 16 10)(font "Arial" (font_size 6)))
|
||||
(text "tri1" (rect 3 21 18 33)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 14 16))
|
||||
)
|
||||
(port
|
||||
(pt 24 0)
|
||||
(input)
|
||||
(text "OE" (rect 26 0 37 12)(font "Courier New" (bold))(invisible))
|
||||
(text "OE" (rect 26 0 37 12)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 24 12)(pt 24 0))
|
||||
)
|
||||
(port
|
||||
(pt 48 16)
|
||||
(output)
|
||||
(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 32 7 46 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 32 16)(pt 48 16))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 14 25)(pt 14 7))
|
||||
(line (pt 14 25)(pt 32 16))
|
||||
(line (pt 14 7)(pt 32 16))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 320 184 368 216)
|
||||
(text "TRI" (rect 32 22 47 32)(font "Arial" (font_size 6)))
|
||||
(text "tri2" (rect 30 -1 45 11)(font "Arial" ))
|
||||
(port
|
||||
(pt 48 16)
|
||||
(input)
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN" (rect 35 13 46 25)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 48 16)(pt 34 16))
|
||||
)
|
||||
(port
|
||||
(pt 24 32)
|
||||
(input)
|
||||
(text "OE" (rect 26 0 37 12)(font "Courier New" (bold))(invisible))
|
||||
(text "OE" (rect 11 20 22 32)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 24 20)(pt 24 32))
|
||||
)
|
||||
(port
|
||||
(pt 0 16)
|
||||
(output)
|
||||
(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 2 13 16 25)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 16 16)(pt 0 16))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 34 7)(pt 34 25))
|
||||
(line (pt 34 7)(pt 16 16))
|
||||
(line (pt 34 25)(pt 16 16))
|
||||
)
|
||||
(rotate180)
|
||||
)
|
||||
(symbol
|
||||
(rect 256 328 304 360)
|
||||
(text "NOT" (rect 1 0 21 10)(font "Arial" (font_size 6)))
|
||||
(text "inst" (rect 3 21 20 33)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 13 16))
|
||||
)
|
||||
(port
|
||||
(pt 48 16)
|
||||
(output)
|
||||
(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 32 7 46 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 39 16)(pt 48 16))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 13 25)(pt 13 7))
|
||||
(line (pt 13 7)(pt 31 16))
|
||||
(line (pt 13 25)(pt 31 16))
|
||||
(circle (rect 31 12 39 20))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 440 112 504 160)
|
||||
(text "AND2" (rect 39 0 63 10)(font "Arial" (font_size 6)))
|
||||
(text "inst3" (rect 38 37 61 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 64 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 45 7 62 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 64 16)(pt 50 16))
|
||||
)
|
||||
(port
|
||||
(pt 64 32)
|
||||
(input)
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 45 23 62 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 64 32)(pt 50 32))
|
||||
)
|
||||
(port
|
||||
(pt 0 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 2 15 16 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 22 24)(pt 0 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 50 12)(pt 34 12))
|
||||
(line (pt 50 37)(pt 33 37))
|
||||
(line (pt 50 12)(pt 50 37))
|
||||
(arc (pt 34 12)(pt 33 37)(rect 21 12 46 37))
|
||||
)
|
||||
(flipy)
|
||||
)
|
||||
(symbol
|
||||
(rect 320 120 368 152)
|
||||
(text "TRI" (rect 32 22 47 32)(font "Arial" (font_size 6)))
|
||||
(text "inst4" (rect 22 -1 45 11)(font "Arial" ))
|
||||
(port
|
||||
(pt 48 16)
|
||||
(input)
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN" (rect 35 13 46 25)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 48 16)(pt 34 16))
|
||||
)
|
||||
(port
|
||||
(pt 24 32)
|
||||
(input)
|
||||
(text "OE" (rect 26 0 37 12)(font "Courier New" (bold))(invisible))
|
||||
(text "OE" (rect 11 20 22 32)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 24 20)(pt 24 32))
|
||||
)
|
||||
(port
|
||||
(pt 0 16)
|
||||
(output)
|
||||
(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 2 13 16 25)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 16 16)(pt 0 16))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 34 7)(pt 34 25))
|
||||
(line (pt 34 7)(pt 16 16))
|
||||
(line (pt 34 25)(pt 16 16))
|
||||
)
|
||||
(rotate180)
|
||||
)
|
||||
(symbol
|
||||
(rect 320 248 368 280)
|
||||
(text "TRI" (rect 32 22 47 32)(font "Arial" (font_size 6)))
|
||||
(text "inst5" (rect 22 -1 45 11)(font "Arial" ))
|
||||
(port
|
||||
(pt 48 16)
|
||||
(input)
|
||||
(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN" (rect 35 13 46 25)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 48 16)(pt 34 16))
|
||||
)
|
||||
(port
|
||||
(pt 24 32)
|
||||
(input)
|
||||
(text "OE" (rect 26 0 37 12)(font "Courier New" (bold))(invisible))
|
||||
(text "OE" (rect 11 20 22 32)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 24 20)(pt 24 32))
|
||||
)
|
||||
(port
|
||||
(pt 0 16)
|
||||
(output)
|
||||
(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 2 13 16 25)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 16 16)(pt 0 16))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 34 7)(pt 34 25))
|
||||
(line (pt 34 7)(pt 16 16))
|
||||
(line (pt 34 25)(pt 16 16))
|
||||
)
|
||||
(rotate180)
|
||||
)
|
||||
(symbol
|
||||
(rect 440 240 504 288)
|
||||
(text "AND2" (rect 39 0 63 10)(font "Arial" (font_size 6)))
|
||||
(text "inst6" (rect 38 37 61 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 64 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 45 7 62 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 64 16)(pt 50 16))
|
||||
)
|
||||
(port
|
||||
(pt 64 32)
|
||||
(input)
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 45 23 62 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 64 32)(pt 50 32))
|
||||
)
|
||||
(port
|
||||
(pt 0 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 2 15 16 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 22 24)(pt 0 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 50 12)(pt 34 12))
|
||||
(line (pt 50 37)(pt 33 37))
|
||||
(line (pt 50 12)(pt 50 37))
|
||||
(arc (pt 34 12)(pt 33 37)(rect 21 12 46 37))
|
||||
)
|
||||
(flipy)
|
||||
)
|
||||
(connector
|
||||
(pt 208 88)
|
||||
(pt 232 88)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 208 344)
|
||||
(pt 256 344)
|
||||
)
|
||||
(connector
|
||||
(pt 344 312)
|
||||
(pt 344 280)
|
||||
)
|
||||
(connector
|
||||
(pt 208 312)
|
||||
(pt 344 312)
|
||||
)
|
||||
(connector
|
||||
(pt 344 312)
|
||||
(pt 384 312)
|
||||
)
|
||||
(connector
|
||||
(pt 368 264)
|
||||
(pt 440 264)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 368 136)
|
||||
(pt 440 136)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 344 232)
|
||||
(pt 344 216)
|
||||
)
|
||||
(connector
|
||||
(pt 384 232)
|
||||
(pt 344 232)
|
||||
)
|
||||
(connector
|
||||
(pt 232 136)
|
||||
(pt 232 200)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 232 200)
|
||||
(pt 232 264)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 344 152)
|
||||
(pt 344 168)
|
||||
)
|
||||
(connector
|
||||
(pt 384 168)
|
||||
(pt 344 168)
|
||||
)
|
||||
(connector
|
||||
(pt 384 168)
|
||||
(pt 384 232)
|
||||
)
|
||||
(connector
|
||||
(pt 384 232)
|
||||
(pt 384 312)
|
||||
)
|
||||
(connector
|
||||
(pt 600 88)
|
||||
(pt 624 88)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 304 344)
|
||||
(pt 520 344)
|
||||
)
|
||||
(connector
|
||||
(pt 520 144)
|
||||
(pt 504 144)
|
||||
)
|
||||
(connector
|
||||
(pt 504 272)
|
||||
(pt 520 272)
|
||||
)
|
||||
(connector
|
||||
(pt 520 344)
|
||||
(pt 520 272)
|
||||
)
|
||||
(connector
|
||||
(pt 520 272)
|
||||
(pt 520 144)
|
||||
)
|
||||
(connector
|
||||
(pt 208 40)
|
||||
(pt 416 40)
|
||||
)
|
||||
(connector
|
||||
(pt 416 40)
|
||||
(pt 416 56)
|
||||
)
|
||||
(connector
|
||||
(pt 232 72)
|
||||
(pt 232 88)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 232 88)
|
||||
(pt 232 136)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 600 72)
|
||||
(pt 600 88)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 600 88)
|
||||
(pt 600 128)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(text "db_up[7..6]" (rect 532 112 587 124)(font "Arial" ))
|
||||
(pt 504 128)
|
||||
(pt 600 128)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 600 128)
|
||||
(pt 600 200)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(pt 600 200)
|
||||
(pt 600 256)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(text "db_up[2..0]" (rect 533 240 588 252)(font "Arial" ))
|
||||
(pt 504 256)
|
||||
(pt 600 256)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(text "db_down[7..6]" (rect 245 120 313 132)(font "Arial" ))
|
||||
(pt 232 136)
|
||||
(pt 320 136)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(text "db_down[5..3]" (rect 248 184 316 196)(font "Arial" ))
|
||||
(pt 232 200)
|
||||
(pt 320 200)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(text "db_down[2..0]" (rect 245 248 313 260)(font "Arial" ))
|
||||
(pt 232 264)
|
||||
(pt 320 264)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(text "db_up[5..3]" (rect 531 184 586 196)(font "Arial" ))
|
||||
(pt 368 200)
|
||||
(pt 600 200)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(text "db_down[7..0]" (rect 250 56 318 68)(font "Arial" ))
|
||||
(pt 232 72)
|
||||
(pt 392 72)
|
||||
(bus)
|
||||
)
|
||||
(connector
|
||||
(text "db_up[7..0]" (rect 529 56 584 68)(font "Arial" ))
|
||||
(pt 440 72)
|
||||
(pt 600 72)
|
||||
(bus)
|
||||
)
|
||||
(junction (pt 232 88))
|
||||
(junction (pt 344 312))
|
||||
(junction (pt 232 136))
|
||||
(junction (pt 384 232))
|
||||
(junction (pt 232 200))
|
||||
(junction (pt 600 200))
|
||||
(junction (pt 600 128))
|
||||
(junction (pt 600 88))
|
||||
(junction (pt 520 272))
|
||||
(title_block
|
||||
(rect 32 392 289 444)
|
||||
(name "title-custom-small")
|
||||
(section (rect 0 0 256 17)(text "PROJECT" (rect 2 0 52 12)(font "Arial" ))(text "A-Z80" (rect 56 2 94 17)(font "Arial" (font_size 9)(bold)))(border))
|
||||
(section (rect 104 0 256 17)(text "MODULE" (rect 2 1 48 13)(font "Arial" ))(text "data_switch_mask" (rect 43 2 171 17)(font "Arial" (font_size 9)(bold)))(border))
|
||||
(section (rect 0 18 256 34)(text "DESIGNER" (rect 2 0 59 12)(font "Arial" ))(text "Goran Devic" (rect 56 2 135 17)(font "Arial" (font_size 9)))(border))
|
||||
(section (rect 0 35 256 51)(text "DATE" (rect 2 0 30 12)(font "Arial" ))(text "August 31, 2014" (rect 56 3 150 17)(font "Arial" (font_size 8)))(border))
|
||||
(section (rect 192 35 256 51)(text "REV" (rect 2 1 25 13)(font "Arial" ))(text "1.0" (rect 43 3 60 17)(font "Arial" (font_size 8)))(border))
|
||||
(drawing
|
||||
)
|
||||
)
|
||||
@@ -0,0 +1,64 @@
|
||||
/*
|
||||
WARNING: Do NOT edit the input and output ports in this file in a text
|
||||
editor if you plan to continue editing the block that represents it in
|
||||
the Block Editor! File corruption is VERY likely to occur.
|
||||
*/
|
||||
/*
|
||||
Copyright (C) 1991-2013 Altera Corporation
|
||||
Your use of Altera Corporation's design tools, logic functions
|
||||
and other software and tools, and its AMPP partner logic
|
||||
functions, and any output files from any of the foregoing
|
||||
(including device programming or simulation files), and any
|
||||
associated documentation or information are expressly subject
|
||||
to the terms and conditions of the Altera Program License
|
||||
Subscription Agreement, Altera MegaCore Function License
|
||||
Agreement, or other applicable license agreement, including,
|
||||
without limitation, that your use is for the sole purpose of
|
||||
programming logic devices manufactured by Altera and sold by
|
||||
Altera or its authorized distributors. Please refer to the
|
||||
applicable agreement for further details.
|
||||
*/
|
||||
(header "symbol" (version "1.2"))
|
||||
(symbol
|
||||
(rect 16 16 248 112)
|
||||
(text "data_switch_mask" (rect 5 0 112 14)(font "Arial" (font_size 8)))
|
||||
(text "inst" (rect 8 80 25 92)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "sw_up_en" (rect 0 0 61 14)(font "Arial" (font_size 8)))
|
||||
(text "sw_up_en" (rect 21 27 82 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 32)(pt 16 32))
|
||||
)
|
||||
(port
|
||||
(pt 0 48)
|
||||
(input)
|
||||
(text "sw_down_en" (rect 0 0 80 14)(font "Arial" (font_size 8)))
|
||||
(text "sw_down_en" (rect 21 43 101 57)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 48)(pt 16 48))
|
||||
)
|
||||
(port
|
||||
(pt 0 64)
|
||||
(input)
|
||||
(text "sw_mask543_en" (rect 0 0 97 14)(font "Arial" (font_size 8)))
|
||||
(text "sw_mask543_en" (rect 21 59 118 73)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 64)(pt 16 64))
|
||||
)
|
||||
(port
|
||||
(pt 232 32)
|
||||
(bidir)
|
||||
(text "db_down[7..0]" (rect 0 0 82 14)(font "Arial" (font_size 8)))
|
||||
(text "db_down[7..0]" (rect 129 27 211 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 232 32)(pt 216 32)(line_width 3))
|
||||
)
|
||||
(port
|
||||
(pt 232 48)
|
||||
(bidir)
|
||||
(text "db_up[7..0]" (rect 0 0 63 14)(font "Arial" (font_size 8)))
|
||||
(text "db_up[7..0]" (rect 148 43 211 57)(font "Arial" (font_size 8)))
|
||||
(line (pt 232 48)(pt 216 48)(line_width 3))
|
||||
)
|
||||
(drawing
|
||||
(rectangle (rect 16 16 216 80))
|
||||
)
|
||||
)
|
||||
@@ -0,0 +1,68 @@
|
||||
// Copyright (C) 1991-2013 Altera Corporation
|
||||
// Your use of Altera Corporation's design tools, logic functions
|
||||
// and other software and tools, and its AMPP partner logic
|
||||
// functions, and any output files from any of the foregoing
|
||||
// (including device programming or simulation files), and any
|
||||
// associated documentation or information are expressly subject
|
||||
// to the terms and conditions of the Altera Program License
|
||||
// Subscription Agreement, Altera MegaCore Function License
|
||||
// Agreement, or other applicable license agreement, including,
|
||||
// without limitation, that your use is for the sole purpose of
|
||||
// programming logic devices manufactured by Altera and sold by
|
||||
// Altera or its authorized distributors. Please refer to the
|
||||
// applicable agreement for further details.
|
||||
|
||||
// PROGRAM "Quartus II 64-Bit"
|
||||
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"
|
||||
// CREATED "Mon Oct 13 12:32:03 2014"
|
||||
|
||||
module data_switch_mask(
|
||||
sw_up_en,
|
||||
sw_down_en,
|
||||
sw_mask543_en,
|
||||
db_down,
|
||||
db_up
|
||||
);
|
||||
|
||||
|
||||
input wire sw_up_en;
|
||||
input wire sw_down_en;
|
||||
input wire sw_mask543_en;
|
||||
inout wire [7:0] db_down;
|
||||
inout wire [7:0] db_up;
|
||||
|
||||
wire SYNTHESIZED_WIRE_4;
|
||||
wire [1:0] SYNTHESIZED_WIRE_1;
|
||||
wire [2:0] SYNTHESIZED_WIRE_2;
|
||||
|
||||
|
||||
|
||||
|
||||
assign SYNTHESIZED_WIRE_4 = ~sw_mask543_en;
|
||||
|
||||
assign SYNTHESIZED_WIRE_1 = db_up[7:6] & {SYNTHESIZED_WIRE_4,SYNTHESIZED_WIRE_4};
|
||||
|
||||
assign db_down[7] = sw_down_en ? SYNTHESIZED_WIRE_1[1] : 1'bz;
|
||||
assign db_down[6] = sw_down_en ? SYNTHESIZED_WIRE_1[0] : 1'bz;
|
||||
|
||||
assign db_down[2] = sw_down_en ? SYNTHESIZED_WIRE_2[2] : 1'bz;
|
||||
assign db_down[1] = sw_down_en ? SYNTHESIZED_WIRE_2[1] : 1'bz;
|
||||
assign db_down[0] = sw_down_en ? SYNTHESIZED_WIRE_2[0] : 1'bz;
|
||||
|
||||
assign SYNTHESIZED_WIRE_2 = db_up[2:0] & {SYNTHESIZED_WIRE_4,SYNTHESIZED_WIRE_4,SYNTHESIZED_WIRE_4};
|
||||
|
||||
assign db_up[7] = sw_up_en ? db_down[7] : 1'bz;
|
||||
assign db_up[6] = sw_up_en ? db_down[6] : 1'bz;
|
||||
assign db_up[5] = sw_up_en ? db_down[5] : 1'bz;
|
||||
assign db_up[4] = sw_up_en ? db_down[4] : 1'bz;
|
||||
assign db_up[3] = sw_up_en ? db_down[3] : 1'bz;
|
||||
assign db_up[2] = sw_up_en ? db_down[2] : 1'bz;
|
||||
assign db_up[1] = sw_up_en ? db_down[1] : 1'bz;
|
||||
assign db_up[0] = sw_up_en ? db_down[0] : 1'bz;
|
||||
|
||||
assign db_down[5] = sw_down_en ? db_up[5] : 1'bz;
|
||||
assign db_down[4] = sw_down_en ? db_up[4] : 1'bz;
|
||||
assign db_down[3] = sw_down_en ? db_up[3] : 1'bz;
|
||||
|
||||
|
||||
endmodule
|
||||
+2480
File diff suppressed because it is too large
Load Diff
@@ -0,0 +1,64 @@
|
||||
/*
|
||||
WARNING: Do NOT edit the input and output ports in this file in a text
|
||||
editor if you plan to continue editing the block that represents it in
|
||||
the Block Editor! File corruption is VERY likely to occur.
|
||||
*/
|
||||
/*
|
||||
Copyright (C) 1991-2013 Altera Corporation
|
||||
Your use of Altera Corporation's design tools, logic functions
|
||||
and other software and tools, and its AMPP partner logic
|
||||
functions, and any output files from any of the foregoing
|
||||
(including device programming or simulation files), and any
|
||||
associated documentation or information are expressly subject
|
||||
to the terms and conditions of the Altera Program License
|
||||
Subscription Agreement, Altera MegaCore Function License
|
||||
Agreement, or other applicable license agreement, including,
|
||||
without limitation, that your use is for the sole purpose of
|
||||
programming logic devices manufactured by Altera and sold by
|
||||
Altera or its authorized distributors. Please refer to the
|
||||
applicable agreement for further details.
|
||||
*/
|
||||
(header "symbol" (version "1.2"))
|
||||
(symbol
|
||||
(rect 16 16 216 144)
|
||||
(text "inc_dec" (rect 5 0 49 14)(font "Arial" (font_size 8)))
|
||||
(text "inst" (rect 8 112 25 124)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "limit6" (rect 0 0 27 14)(font "Arial" (font_size 8)))
|
||||
(text "limit6" (rect 21 27 48 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 32)(pt 16 32))
|
||||
)
|
||||
(port
|
||||
(pt 0 48)
|
||||
(input)
|
||||
(text "decrement" (rect 0 0 60 14)(font "Arial" (font_size 8)))
|
||||
(text "decrement" (rect 21 43 81 57)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 48)(pt 16 48))
|
||||
)
|
||||
(port
|
||||
(pt 0 64)
|
||||
(input)
|
||||
(text "d[15..0]" (rect 0 0 42 14)(font "Arial" (font_size 8)))
|
||||
(text "d[15..0]" (rect 21 59 63 73)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 64)(pt 16 64)(line_width 3))
|
||||
)
|
||||
(port
|
||||
(pt 0 80)
|
||||
(input)
|
||||
(text "carry_in" (rect 0 0 47 14)(font "Arial" (font_size 8)))
|
||||
(text "carry_in" (rect 21 75 68 89)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 80)(pt 16 80))
|
||||
)
|
||||
(port
|
||||
(pt 200 32)
|
||||
(output)
|
||||
(text "address[15..0]" (rect 0 0 82 14)(font "Arial" (font_size 8)))
|
||||
(text "address[15..0]" (rect 97 27 179 41)(font "Arial" (font_size 8)))
|
||||
(line (pt 200 32)(pt 184 32)(line_width 3))
|
||||
)
|
||||
(drawing
|
||||
(rectangle (rect 16 16 184 112))
|
||||
)
|
||||
)
|
||||
@@ -0,0 +1,181 @@
|
||||
// Copyright (C) 1991-2013 Altera Corporation
|
||||
// Your use of Altera Corporation's design tools, logic functions
|
||||
// and other software and tools, and its AMPP partner logic
|
||||
// functions, and any output files from any of the foregoing
|
||||
// (including device programming or simulation files), and any
|
||||
// associated documentation or information are expressly subject
|
||||
// to the terms and conditions of the Altera Program License
|
||||
// Subscription Agreement, Altera MegaCore Function License
|
||||
// Agreement, or other applicable license agreement, including,
|
||||
// without limitation, that your use is for the sole purpose of
|
||||
// programming logic devices manufactured by Altera and sold by
|
||||
// Altera or its authorized distributors. Please refer to the
|
||||
// applicable agreement for further details.
|
||||
|
||||
// PROGRAM "Quartus II 64-Bit"
|
||||
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"
|
||||
// CREATED "Mon Oct 13 12:30:20 2014"
|
||||
|
||||
module inc_dec(
|
||||
carry_in,
|
||||
limit6,
|
||||
decrement,
|
||||
d,
|
||||
address
|
||||
);
|
||||
|
||||
|
||||
input wire carry_in;
|
||||
input wire limit6;
|
||||
input wire decrement;
|
||||
input wire [15:0] d;
|
||||
output wire [15:0] address;
|
||||
|
||||
wire [15:0] address_ALTERA_SYNTHESIZED;
|
||||
wire SYNTHESIZED_WIRE_40;
|
||||
wire SYNTHESIZED_WIRE_41;
|
||||
wire SYNTHESIZED_WIRE_42;
|
||||
wire SYNTHESIZED_WIRE_43;
|
||||
wire SYNTHESIZED_WIRE_44;
|
||||
wire SYNTHESIZED_WIRE_5;
|
||||
wire SYNTHESIZED_WIRE_45;
|
||||
wire SYNTHESIZED_WIRE_46;
|
||||
wire SYNTHESIZED_WIRE_47;
|
||||
wire SYNTHESIZED_WIRE_48;
|
||||
wire SYNTHESIZED_WIRE_49;
|
||||
wire SYNTHESIZED_WIRE_50;
|
||||
wire SYNTHESIZED_WIRE_12;
|
||||
wire SYNTHESIZED_WIRE_51;
|
||||
wire SYNTHESIZED_WIRE_52;
|
||||
wire SYNTHESIZED_WIRE_53;
|
||||
wire SYNTHESIZED_WIRE_16;
|
||||
wire SYNTHESIZED_WIRE_22;
|
||||
wire SYNTHESIZED_WIRE_25;
|
||||
wire SYNTHESIZED_WIRE_31;
|
||||
wire SYNTHESIZED_WIRE_34;
|
||||
wire SYNTHESIZED_WIRE_35;
|
||||
wire SYNTHESIZED_WIRE_36;
|
||||
wire SYNTHESIZED_WIRE_37;
|
||||
wire SYNTHESIZED_WIRE_38;
|
||||
wire SYNTHESIZED_WIRE_39;
|
||||
|
||||
|
||||
|
||||
|
||||
assign SYNTHESIZED_WIRE_34 = carry_in & SYNTHESIZED_WIRE_40 & SYNTHESIZED_WIRE_41 & SYNTHESIZED_WIRE_42 & SYNTHESIZED_WIRE_43 & SYNTHESIZED_WIRE_44 & SYNTHESIZED_WIRE_5 & SYNTHESIZED_WIRE_45;
|
||||
|
||||
assign SYNTHESIZED_WIRE_51 = SYNTHESIZED_WIRE_46 & SYNTHESIZED_WIRE_47 & SYNTHESIZED_WIRE_48 & SYNTHESIZED_WIRE_49 & SYNTHESIZED_WIRE_50 & SYNTHESIZED_WIRE_12;
|
||||
|
||||
assign SYNTHESIZED_WIRE_38 = SYNTHESIZED_WIRE_51 & SYNTHESIZED_WIRE_52 & SYNTHESIZED_WIRE_53 & SYNTHESIZED_WIRE_16;
|
||||
|
||||
|
||||
inc_dec_2bit b2v_dual_adder_0(
|
||||
.carry_borrow_in(carry_in),
|
||||
.d1_in(d[1]),
|
||||
.d0_in(d[0]),
|
||||
.dec1_in(SYNTHESIZED_WIRE_40),
|
||||
.dec0_in(SYNTHESIZED_WIRE_41),
|
||||
.carry_borrow_out(SYNTHESIZED_WIRE_22),
|
||||
.d1_out(address_ALTERA_SYNTHESIZED[1]),
|
||||
.d0_out(address_ALTERA_SYNTHESIZED[0]));
|
||||
|
||||
|
||||
inc_dec_2bit b2v_dual_adder_10(
|
||||
.carry_borrow_in(SYNTHESIZED_WIRE_51),
|
||||
.d1_in(d[13]),
|
||||
.d0_in(d[12]),
|
||||
.dec1_in(SYNTHESIZED_WIRE_53),
|
||||
.dec0_in(SYNTHESIZED_WIRE_52),
|
||||
.carry_borrow_out(SYNTHESIZED_WIRE_37),
|
||||
.d1_out(address_ALTERA_SYNTHESIZED[13]),
|
||||
.d0_out(address_ALTERA_SYNTHESIZED[12]));
|
||||
|
||||
|
||||
inc_dec_2bit b2v_dual_adder_2(
|
||||
.carry_borrow_in(SYNTHESIZED_WIRE_22),
|
||||
.d1_in(d[3]),
|
||||
.d0_in(d[2]),
|
||||
.dec1_in(SYNTHESIZED_WIRE_45),
|
||||
.dec0_in(SYNTHESIZED_WIRE_42),
|
||||
.carry_borrow_out(SYNTHESIZED_WIRE_25),
|
||||
.d1_out(address_ALTERA_SYNTHESIZED[3]),
|
||||
.d0_out(address_ALTERA_SYNTHESIZED[2]));
|
||||
|
||||
|
||||
inc_dec_2bit b2v_dual_adder_4(
|
||||
.carry_borrow_in(SYNTHESIZED_WIRE_25),
|
||||
.d1_in(d[5]),
|
||||
.d0_in(d[4]),
|
||||
.dec1_in(SYNTHESIZED_WIRE_43),
|
||||
.dec0_in(SYNTHESIZED_WIRE_44),
|
||||
.carry_borrow_out(SYNTHESIZED_WIRE_39),
|
||||
.d1_out(address_ALTERA_SYNTHESIZED[5]),
|
||||
.d0_out(address_ALTERA_SYNTHESIZED[4]));
|
||||
|
||||
|
||||
inc_dec_2bit b2v_dual_adder_7(
|
||||
.carry_borrow_in(SYNTHESIZED_WIRE_47),
|
||||
.d1_in(d[8]),
|
||||
.d0_in(d[7]),
|
||||
.dec1_in(SYNTHESIZED_WIRE_46),
|
||||
.dec0_in(SYNTHESIZED_WIRE_48),
|
||||
.carry_borrow_out(SYNTHESIZED_WIRE_31),
|
||||
.d1_out(address_ALTERA_SYNTHESIZED[8]),
|
||||
.d0_out(address_ALTERA_SYNTHESIZED[7]));
|
||||
|
||||
|
||||
inc_dec_2bit b2v_dual_adder_9(
|
||||
.carry_borrow_in(SYNTHESIZED_WIRE_31),
|
||||
.d1_in(d[10]),
|
||||
.d0_in(d[9]),
|
||||
.dec1_in(SYNTHESIZED_WIRE_50),
|
||||
.dec0_in(SYNTHESIZED_WIRE_49),
|
||||
.carry_borrow_out(SYNTHESIZED_WIRE_36),
|
||||
.d1_out(address_ALTERA_SYNTHESIZED[10]),
|
||||
.d0_out(address_ALTERA_SYNTHESIZED[9]));
|
||||
|
||||
assign SYNTHESIZED_WIRE_47 = SYNTHESIZED_WIRE_34 & SYNTHESIZED_WIRE_35;
|
||||
|
||||
assign SYNTHESIZED_WIRE_35 = ~limit6;
|
||||
|
||||
assign SYNTHESIZED_WIRE_41 = d[0] ^ decrement;
|
||||
|
||||
assign SYNTHESIZED_WIRE_40 = d[1] ^ decrement;
|
||||
|
||||
assign SYNTHESIZED_WIRE_50 = d[10] ^ decrement;
|
||||
|
||||
assign SYNTHESIZED_WIRE_12 = d[11] ^ decrement;
|
||||
|
||||
assign address_ALTERA_SYNTHESIZED[11] = SYNTHESIZED_WIRE_36 ^ d[11];
|
||||
|
||||
assign SYNTHESIZED_WIRE_52 = d[12] ^ decrement;
|
||||
|
||||
assign SYNTHESIZED_WIRE_53 = d[13] ^ decrement;
|
||||
|
||||
assign SYNTHESIZED_WIRE_16 = d[14] ^ decrement;
|
||||
|
||||
assign address_ALTERA_SYNTHESIZED[14] = SYNTHESIZED_WIRE_37 ^ d[14];
|
||||
|
||||
assign address_ALTERA_SYNTHESIZED[15] = SYNTHESIZED_WIRE_38 ^ d[15];
|
||||
|
||||
assign SYNTHESIZED_WIRE_42 = d[2] ^ decrement;
|
||||
|
||||
assign SYNTHESIZED_WIRE_45 = d[3] ^ decrement;
|
||||
|
||||
assign SYNTHESIZED_WIRE_44 = d[4] ^ decrement;
|
||||
|
||||
assign SYNTHESIZED_WIRE_43 = d[5] ^ decrement;
|
||||
|
||||
assign SYNTHESIZED_WIRE_5 = d[6] ^ decrement;
|
||||
|
||||
assign address_ALTERA_SYNTHESIZED[6] = SYNTHESIZED_WIRE_39 ^ d[6];
|
||||
|
||||
assign SYNTHESIZED_WIRE_48 = d[7] ^ decrement;
|
||||
|
||||
assign SYNTHESIZED_WIRE_46 = d[8] ^ decrement;
|
||||
|
||||
assign SYNTHESIZED_WIRE_49 = d[9] ^ decrement;
|
||||
|
||||
assign address = address_ALTERA_SYNTHESIZED;
|
||||
|
||||
endmodule
|
||||
@@ -0,0 +1,378 @@
|
||||
/*
|
||||
WARNING: Do NOT edit the input and output ports in this file in a text
|
||||
editor if you plan to continue editing the block that represents it in
|
||||
the Block Editor! File corruption is VERY likely to occur.
|
||||
*/
|
||||
/*
|
||||
Copyright (C) 1991-2013 Altera Corporation
|
||||
Your use of Altera Corporation's design tools, logic functions
|
||||
and other software and tools, and its AMPP partner logic
|
||||
functions, and any output files from any of the foregoing
|
||||
(including device programming or simulation files), and any
|
||||
associated documentation or information are expressly subject
|
||||
to the terms and conditions of the Altera Program License
|
||||
Subscription Agreement, Altera MegaCore Function License
|
||||
Agreement, or other applicable license agreement, including,
|
||||
without limitation, that your use is for the sole purpose of
|
||||
programming logic devices manufactured by Altera and sold by
|
||||
Altera or its authorized distributors. Please refer to the
|
||||
applicable agreement for further details.
|
||||
*/
|
||||
(header "graphic" (version "1.4"))
|
||||
(pin
|
||||
(input)
|
||||
(rect 24 80 200 96)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "carry_borrow_in" (rect 9 0 86 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 24 32 200 48)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "d1_in" (rect 9 0 34 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 24 200 200 216)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "d0_in" (rect 9 0 34 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 24 128 200 144)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "dec1_in" (rect 9 0 46 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(input)
|
||||
(rect 24 64 200 80)
|
||||
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||
(text "dec0_in" (rect 9 0 46 12)(font "Arial" ))
|
||||
(pt 176 8)
|
||||
(drawing
|
||||
(line (pt 92 12)(pt 117 12))
|
||||
(line (pt 92 4)(pt 117 4))
|
||||
(line (pt 121 8)(pt 176 8))
|
||||
(line (pt 92 12)(pt 92 4))
|
||||
(line (pt 117 4)(pt 121 8))
|
||||
(line (pt 117 12)(pt 121 8))
|
||||
)
|
||||
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 480 128 656 144)
|
||||
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||
(text "carry_borrow_out" (rect 90 0 174 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 52 4)(pt 78 4))
|
||||
(line (pt 52 12)(pt 78 12))
|
||||
(line (pt 52 12)(pt 52 4))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 82 8)(pt 78 12))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
)
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 480 64 656 80)
|
||||
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||
(text "d1_out" (rect 90 0 123 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 52 4)(pt 78 4))
|
||||
(line (pt 52 12)(pt 78 12))
|
||||
(line (pt 52 12)(pt 52 4))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 82 8)(pt 78 12))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
)
|
||||
)
|
||||
(pin
|
||||
(output)
|
||||
(rect 488 192 664 208)
|
||||
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||
(text "d0_out" (rect 90 0 123 12)(font "Arial" ))
|
||||
(pt 0 8)
|
||||
(drawing
|
||||
(line (pt 0 8)(pt 52 8))
|
||||
(line (pt 52 4)(pt 78 4))
|
||||
(line (pt 52 12)(pt 78 12))
|
||||
(line (pt 52 12)(pt 52 4))
|
||||
(line (pt 78 4)(pt 82 8))
|
||||
(line (pt 82 8)(pt 78 12))
|
||||
(line (pt 78 12)(pt 82 8))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 400 48 464 96)
|
||||
(text "XOR" (rect 1 0 21 10)(font "Arial" (font_size 6)))
|
||||
(text "xor2" (rect 3 37 24 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 11 16))
|
||||
)
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 11 32))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 49 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 14 13)(pt 25 13))
|
||||
(line (pt 14 36)(pt 25 36))
|
||||
(arc (pt 7 29)(pt 7 19)(rect -14 8 19 41))
|
||||
(arc (pt 49 24)(pt 25 13)(rect -6 13 57 76))
|
||||
(arc (pt 25 35)(pt 49 24)(rect -6 -27 57 36))
|
||||
(arc (pt 8 36)(pt 8 12)(rect -21 7 14 42))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 400 176 464 224)
|
||||
(text "XOR" (rect 1 0 21 10)(font "Arial" (font_size 6)))
|
||||
(text "xor3" (rect 3 37 24 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 11 16))
|
||||
)
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 11 32))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 49 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 14 13)(pt 25 13))
|
||||
(line (pt 14 36)(pt 25 36))
|
||||
(arc (pt 7 29)(pt 7 19)(rect -14 8 19 41))
|
||||
(arc (pt 49 24)(pt 25 13)(rect -6 13 57 76))
|
||||
(arc (pt 25 35)(pt 49 24)(rect -6 -27 57 36))
|
||||
(arc (pt 8 36)(pt 8 12)(rect -21 7 14 42))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 400 112 464 160)
|
||||
(text "AND3" (rect 1 0 25 10)(font "Arial" (font_size 6)))
|
||||
(text "and3" (rect 3 37 26 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 16 16))
|
||||
)
|
||||
(port
|
||||
(pt 0 24)
|
||||
(input)
|
||||
(text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 24)(pt 16 24))
|
||||
)
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN3" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN3" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 16 32))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 43 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 16 12)(pt 31 12))
|
||||
(line (pt 16 37)(pt 31 37))
|
||||
(line (pt 16 12)(pt 16 37))
|
||||
(arc (pt 31 36)(pt 31 12)(rect 19 12 44 37))
|
||||
)
|
||||
)
|
||||
(symbol
|
||||
(rect 280 56 344 104)
|
||||
(text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6)))
|
||||
(text "and2" (rect 3 37 26 49)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 16)
|
||||
(input)
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 16)(pt 14 16))
|
||||
)
|
||||
(port
|
||||
(pt 0 32)
|
||||
(input)
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 0 32)(pt 14 32))
|
||||
)
|
||||
(port
|
||||
(pt 64 24)
|
||||
(output)
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||
(line (pt 42 24)(pt 64 24))
|
||||
)
|
||||
(drawing
|
||||
(line (pt 14 12)(pt 30 12))
|
||||
(line (pt 14 37)(pt 31 37))
|
||||
(line (pt 14 12)(pt 14 37))
|
||||
(arc (pt 31 37)(pt 30 12)(rect 18 12 43 37))
|
||||
)
|
||||
)
|
||||
(connector
|
||||
(pt 480 72)
|
||||
(pt 464 72)
|
||||
)
|
||||
(connector
|
||||
(pt 400 64)
|
||||
(pt 368 64)
|
||||
)
|
||||
(connector
|
||||
(pt 400 80)
|
||||
(pt 344 80)
|
||||
)
|
||||
(connector
|
||||
(pt 368 40)
|
||||
(pt 200 40)
|
||||
)
|
||||
(connector
|
||||
(pt 368 64)
|
||||
(pt 368 40)
|
||||
)
|
||||
(connector
|
||||
(pt 464 136)
|
||||
(pt 480 136)
|
||||
)
|
||||
(connector
|
||||
(pt 200 136)
|
||||
(pt 400 136)
|
||||
)
|
||||
(connector
|
||||
(pt 464 200)
|
||||
(pt 488 200)
|
||||
)
|
||||
(connector
|
||||
(pt 200 208)
|
||||
(pt 400 208)
|
||||
)
|
||||
(connector
|
||||
(pt 400 128)
|
||||
(pt 256 128)
|
||||
)
|
||||
(connector
|
||||
(pt 256 72)
|
||||
(pt 256 128)
|
||||
)
|
||||
(connector
|
||||
(pt 200 72)
|
||||
(pt 256 72)
|
||||
)
|
||||
(connector
|
||||
(pt 256 72)
|
||||
(pt 280 72)
|
||||
)
|
||||
(connector
|
||||
(pt 232 144)
|
||||
(pt 400 144)
|
||||
)
|
||||
(connector
|
||||
(pt 232 192)
|
||||
(pt 400 192)
|
||||
)
|
||||
(connector
|
||||
(pt 232 88)
|
||||
(pt 232 144)
|
||||
)
|
||||
(connector
|
||||
(pt 232 144)
|
||||
(pt 232 192)
|
||||
)
|
||||
(connector
|
||||
(pt 200 88)
|
||||
(pt 232 88)
|
||||
)
|
||||
(connector
|
||||
(pt 232 88)
|
||||
(pt 280 88)
|
||||
)
|
||||
(junction (pt 256 72))
|
||||
(junction (pt 232 144))
|
||||
(junction (pt 232 88))
|
||||
(title_block
|
||||
(rect 24 256 281 308)
|
||||
(name "title-custom-small")
|
||||
(section (rect 0 35 256 51)(text "DATE" (rect 2 0 30 12)(font "Arial" ))(text "May 3, 2014" (rect 56 3 125 17)(font "Arial" (font_size 8)))(border))
|
||||
(section (rect 0 18 256 34)(text "DESIGNER" (rect 2 0 59 12)(font "Arial" ))(text "Goran Devic" (rect 56 2 135 17)(font "Arial" (font_size 9)))(border))
|
||||
(section (rect 104 0 256 17)(text "MODULE" (rect 2 1 48 13)(font "Arial" ))(text "inc_dec_2bit" (rect 43 2 129 17)(font "Arial" (font_size 9)(bold)))(border))
|
||||
(section (rect 0 0 256 17)(text "PROJECT" (rect 2 0 52 12)(font "Arial" ))(text "A-Z80" (rect 56 2 94 17)(font "Arial" (font_size 9)(bold)))(border))
|
||||
(section (rect 192 35 256 51)(text "REV" (rect 2 1 25 13)(font "Arial" ))(text "1.0" (rect 43 3 60 17)(font "Arial" (font_size 8)))(border))
|
||||
(drawing
|
||||
)
|
||||
)
|
||||
@@ -0,0 +1,86 @@
|
||||
/*
|
||||
WARNING: Do NOT edit the input and output ports in this file in a text
|
||||
editor if you plan to continue editing the block that represents it in
|
||||
the Block Editor! File corruption is VERY likely to occur.
|
||||
*/
|
||||
/*
|
||||
Copyright (C) 1991-2011 Altera Corporation
|
||||
Your use of Altera Corporation's design tools, logic functions
|
||||
and other software and tools, and its AMPP partner logic
|
||||
functions, and any output files from any of the foregoing
|
||||
(including device programming or simulation files), and any
|
||||
associated documentation or information are expressly subject
|
||||
to the terms and conditions of the Altera Program License
|
||||
Subscription Agreement, Altera MegaCore Function License
|
||||
Agreement, or other applicable license agreement, including,
|
||||
without limitation, that your use is for the sole purpose of
|
||||
programming logic devices manufactured by Altera and sold by
|
||||
Altera or its authorized distributors. Please refer to the
|
||||
applicable agreement for further details.
|
||||
*/
|
||||
(header "symbol" (version "1.2"))
|
||||
(symbol
|
||||
(rect 64 64 312 224)
|
||||
(text "inc_dec_2bit" (rect 16 0 87 14)(font "Arial" (font_size 8)))
|
||||
(text "inst" (rect 112 72 129 84)(font "Arial" ))
|
||||
(port
|
||||
(pt 0 24)
|
||||
(input)
|
||||
(text "carry_borrow_in" (rect 0 0 96 14)(font "Arial" (font_size 8)))
|
||||
(text "carry_borrow_in" (rect 21 19 117 33)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 24)(pt 16 24))
|
||||
)
|
||||
(port
|
||||
(pt 0 104)
|
||||
(input)
|
||||
(text "d1_in" (rect 0 0 30 14)(font "Arial" (font_size 8)))
|
||||
(text "d1_in" (rect 21 99 51 113)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 104)(pt 16 104))
|
||||
)
|
||||
(port
|
||||
(pt 0 40)
|
||||
(input)
|
||||
(text "d0_in" (rect 0 0 30 14)(font "Arial" (font_size 8)))
|
||||
(text "d0_in" (rect 21 35 51 49)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 40)(pt 16 40))
|
||||
)
|
||||
(port
|
||||
(pt 0 136)
|
||||
(input)
|
||||
(text "dec1_in" (rect 0 0 44 14)(font "Arial" (font_size 8)))
|
||||
(text "dec1_in" (rect 21 131 65 145)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 136)(pt 16 136))
|
||||
)
|
||||
(port
|
||||
(pt 0 72)
|
||||
(input)
|
||||
(text "dec0_in" (rect 0 0 44 14)(font "Arial" (font_size 8)))
|
||||
(text "dec0_in" (rect 21 67 65 81)(font "Arial" (font_size 8)))
|
||||
(line (pt 0 72)(pt 16 72))
|
||||
)
|
||||
(port
|
||||
(pt 248 128)
|
||||
(output)
|
||||
(text "carry_borrow_out" (rect -8 0 97 14)(font "Arial" (font_size 8)))
|
||||
(text "carry_borrow_out" (rect 122 123 227 137)(font "Arial" (font_size 8)))
|
||||
(line (pt 248 128)(pt 232 128))
|
||||
)
|
||||
(port
|
||||
(pt 248 80)
|
||||
(output)
|
||||
(text "d1_out" (rect -8 0 30 14)(font "Arial" (font_size 8)))
|
||||
(text "d1_out" (rect 189 75 227 89)(font "Arial" (font_size 8)))
|
||||
(line (pt 248 80)(pt 232 80))
|
||||
)
|
||||
(port
|
||||
(pt 248 56)
|
||||
(output)
|
||||
(text "d0_out" (rect -8 0 30 14)(font "Arial" (font_size 8)))
|
||||
(text "d0_out" (rect 189 51 227 65)(font "Arial" (font_size 8)))
|
||||
(line (pt 248 56)(pt 232 56))
|
||||
)
|
||||
(drawing
|
||||
(rectangle (rect 16 16 240 152))
|
||||
)
|
||||
(fill (color 253 211 206))
|
||||
)
|
||||
@@ -0,0 +1,54 @@
|
||||
// Copyright (C) 1991-2013 Altera Corporation
|
||||
// Your use of Altera Corporation's design tools, logic functions
|
||||
// and other software and tools, and its AMPP partner logic
|
||||
// functions, and any output files from any of the foregoing
|
||||
// (including device programming or simulation files), and any
|
||||
// associated documentation or information are expressly subject
|
||||
// to the terms and conditions of the Altera Program License
|
||||
// Subscription Agreement, Altera MegaCore Function License
|
||||
// Agreement, or other applicable license agreement, including,
|
||||
// without limitation, that your use is for the sole purpose of
|
||||
// programming logic devices manufactured by Altera and sold by
|
||||
// Altera or its authorized distributors. Please refer to the
|
||||
// applicable agreement for further details.
|
||||
|
||||
// PROGRAM "Quartus II 64-Bit"
|
||||
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"
|
||||
// CREATED "Mon Oct 13 12:26:57 2014"
|
||||
|
||||
module inc_dec_2bit(
|
||||
carry_borrow_in,
|
||||
d1_in,
|
||||
d0_in,
|
||||
dec1_in,
|
||||
dec0_in,
|
||||
carry_borrow_out,
|
||||
d1_out,
|
||||
d0_out
|
||||
);
|
||||
|
||||
|
||||
input wire carry_borrow_in;
|
||||
input wire d1_in;
|
||||
input wire d0_in;
|
||||
input wire dec1_in;
|
||||
input wire dec0_in;
|
||||
output wire carry_borrow_out;
|
||||
output wire d1_out;
|
||||
output wire d0_out;
|
||||
|
||||
wire SYNTHESIZED_WIRE_0;
|
||||
|
||||
|
||||
|
||||
|
||||
assign SYNTHESIZED_WIRE_0 = dec0_in & carry_borrow_in;
|
||||
|
||||
assign carry_borrow_out = dec0_in & dec1_in & carry_borrow_in;
|
||||
|
||||
assign d1_out = d1_in ^ SYNTHESIZED_WIRE_0;
|
||||
|
||||
assign d0_out = carry_borrow_in ^ d0_in;
|
||||
|
||||
|
||||
endmodule
|
||||
@@ -0,0 +1 @@
|
||||
restart -f ; run -all
|
||||
@@ -0,0 +1,511 @@
|
||||
; Copyright 1991-2009 Mentor Graphics Corporation
|
||||
;
|
||||
; All Rights Reserved.
|
||||
;
|
||||
; THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION WHICH IS THE PROPERTY OF
|
||||
; MENTOR GRAPHICS CORPORATION OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.
|
||||
;
|
||||
|
||||
[Library]
|
||||
std = $MODEL_TECH/../std
|
||||
ieee = $MODEL_TECH/../ieee
|
||||
verilog = $MODEL_TECH/../verilog
|
||||
vital2000 = $MODEL_TECH/../vital2000
|
||||
std_developerskit = $MODEL_TECH/../std_developerskit
|
||||
synopsys = $MODEL_TECH/../synopsys
|
||||
modelsim_lib = $MODEL_TECH/../modelsim_lib
|
||||
sv_std = $MODEL_TECH/../sv_std
|
||||
|
||||
; Altera Primitive libraries
|
||||
;
|
||||
; VHDL Section
|
||||
;
|
||||
altera_mf = $MODEL_TECH/../altera/vhdl/altera_mf
|
||||
altera = $MODEL_TECH/../altera/vhdl/altera
|
||||
altera_lnsim = $MODEL_TECH/../altera/vhdl/altera_lnsim
|
||||
lpm = $MODEL_TECH/../altera/vhdl/220model
|
||||
220model = $MODEL_TECH/../altera/vhdl/220model
|
||||
max = $MODEL_TECH/../altera/vhdl/max
|
||||
maxii = $MODEL_TECH/../altera/vhdl/maxii
|
||||
maxv = $MODEL_TECH/../altera/vhdl/maxv
|
||||
stratix = $MODEL_TECH/../altera/vhdl/stratix
|
||||
stratixii = $MODEL_TECH/../altera/vhdl/stratixii
|
||||
stratixiigx = $MODEL_TECH/../altera/vhdl/stratixiigx
|
||||
hardcopyii = $MODEL_TECH/../altera/vhdl/hardcopyii
|
||||
hardcopyiii = $MODEL_TECH/../altera/vhdl/hardcopyiii
|
||||
hardcopyiv = $MODEL_TECH/../altera/vhdl/hardcopyiv
|
||||
cyclone = $MODEL_TECH/../altera/vhdl/cyclone
|
||||
cycloneii = $MODEL_TECH/../altera/vhdl/cycloneii
|
||||
cycloneiii = $MODEL_TECH/../altera/vhdl/cycloneiii
|
||||
cycloneiiils = $MODEL_TECH/../altera/vhdl/cycloneiiils
|
||||
sgate = $MODEL_TECH/../altera/vhdl/sgate
|
||||
stratixgx = $MODEL_TECH/../altera/vhdl/stratixgx
|
||||
altgxb = $MODEL_TECH/../altera/vhdl/altgxb
|
||||
stratixgx_gxb = $MODEL_TECH/../altera/vhdl/stratixgx_gxb
|
||||
stratixiigx_hssi = $MODEL_TECH/../altera/vhdl/stratixiigx_hssi
|
||||
arriagx_hssi = $MODEL_TECH/../altera/vhdl/arriagx_hssi
|
||||
arriaii = $MODEL_TECH/../altera/vhdl/arriaii
|
||||
arriaii_hssi = $MODEL_TECH/../altera/vhdl/arriaii_hssi
|
||||
arriaii_pcie_hip = $MODEL_TECH/../altera/vhdl/arriaii_pcie_hip
|
||||
arriaiigz = $MODEL_TECH/../altera/vhdl/arriaiigz
|
||||
arriaiigz_hssi = $MODEL_TECH/../altera/vhdl/arriaiigz_hssi
|
||||
arriaiigz_pcie_hip = $MODEL_TECH/../altera/vhdl/arriaiigz_pcie_hip
|
||||
arriagx = $MODEL_TECH/../altera/vhdl/arriagx
|
||||
altgxb_lib = $MODEL_TECH/../altera/vhdl/altgxb
|
||||
stratixiv = $MODEL_TECH/../altera/vhdl/stratixiv
|
||||
stratixiv_hssi = $MODEL_TECH/../altera/vhdl/stratixiv_hssi
|
||||
stratixiv_pcie_hip = $MODEL_TECH/../altera/vhdl/stratixiv_pcie_hip
|
||||
cycloneiv = $MODEL_TECH/../altera/vhdl/cycloneiv
|
||||
cycloneiv_hssi = $MODEL_TECH/../altera/vhdl/cycloneiv_hssi
|
||||
cycloneiv_pcie_hip = $MODEL_TECH/../altera/vhdl/cycloneiv_pcie_hip
|
||||
cycloneive = $MODEL_TECH/../altera/vhdl/cycloneive
|
||||
hardcopyiv_hssi = $MODEL_TECH/../altera/vhdl/hardcopyiv_hssi
|
||||
hardcopyiv_pcie_hip = $MODEL_TECH/../altera/vhdl/hardcopyiv_pcie_hip
|
||||
stratixv = $MODEL_TECH/../altera/vhdl/stratixv
|
||||
stratixv_hssi = $MODEL_TECH/../altera/vhdl/stratixv_hssi
|
||||
stratixv_pcie_hip = $MODEL_TECH/../altera/vhdl/stratixv_pcie_hip
|
||||
arriavgz = $MODEL_TECH/../altera/vhdl/arriavgz
|
||||
arriavgz_hssi = $MODEL_TECH/../altera/vhdl/arriavgz_hssi
|
||||
arriavgz_pcie_hip = $MODEL_TECH/../altera/vhdl/arriavgz_pcie_hip
|
||||
arriav = $MODEL_TECH/../altera/vhdl/arriav
|
||||
cyclonev = $MODEL_TECH/../altera/vhdl/cyclonev
|
||||
;
|
||||
; Verilog Section
|
||||
;
|
||||
altera_mf_ver = $MODEL_TECH/../altera/verilog/altera_mf
|
||||
altera_ver = $MODEL_TECH/../altera/verilog/altera
|
||||
altera_lnsim_ver = $MODEL_TECH/../altera/verilog/altera_lnsim
|
||||
lpm_ver = $MODEL_TECH/../altera/verilog/220model
|
||||
220model_ver = $MODEL_TECH/../altera/verilog/220model
|
||||
max_ver = $MODEL_TECH/../altera/verilog/max
|
||||
maxii_ver = $MODEL_TECH/../altera/verilog/maxii
|
||||
maxv_ver = $MODEL_TECH/../altera/verilog/maxv
|
||||
stratix_ver = $MODEL_TECH/../altera/verilog/stratix
|
||||
stratixii_ver = $MODEL_TECH/../altera/verilog/stratixii
|
||||
stratixiigx_ver = $MODEL_TECH/../altera/verilog/stratixiigx
|
||||
arriagx_ver = $MODEL_TECH/../altera/verilog/arriagx
|
||||
hardcopyii_ver = $MODEL_TECH/../altera/verilog/hardcopyii
|
||||
hardcopyiii_ver = $MODEL_TECH/../altera/verilog/hardcopyiii
|
||||
hardcopyiv_ver = $MODEL_TECH/../altera/verilog/hardcopyiv
|
||||
cyclone_ver = $MODEL_TECH/../altera/verilog/cyclone
|
||||
cycloneii_ver = $MODEL_TECH/../altera/verilog/cycloneii
|
||||
cycloneiii_ver = $MODEL_TECH/../altera/verilog/cycloneiii
|
||||
cycloneiiils_ver = $MODEL_TECH/../altera/verilog/cycloneiiils
|
||||
sgate_ver = $MODEL_TECH/../altera/verilog/sgate
|
||||
stratixgx_ver = $MODEL_TECH/../altera/verilog/stratixgx
|
||||
altgxb_ver = $MODEL_TECH/../altera/verilog/altgxb
|
||||
stratixgx_gxb_ver = $MODEL_TECH/../altera/verilog/stratixgx_gxb
|
||||
stratixiigx_hssi_ver = $MODEL_TECH/../altera/verilog/stratixiigx_hssi
|
||||
arriagx_hssi_ver = $MODEL_TECH/../altera/verilog/arriagx_hssi
|
||||
arriaii_ver = $MODEL_TECH/../altera/verilog/arriaii
|
||||
arriaii_hssi_ver = $MODEL_TECH/../altera/verilog/arriaii_hssi
|
||||
arriaii_pcie_hip_ver = $MODEL_TECH/../altera/verilog/arriaii_pcie_hip
|
||||
arriaiigz_ver = $MODEL_TECH/../altera/verilog/arriaiigz
|
||||
arriaiigz_hssi_ver = $MODEL_TECH/../altera/verilog/arriaiigz_hssi
|
||||
arriaiigz_pcie_hip_ver = $MODEL_TECH/../altera/verilog/arriaiigz_pcie_hip
|
||||
stratixiii_ver = $MODEL_TECH/../altera/verilog/stratixiii
|
||||
stratixiii = $MODEL_TECH/../altera/vhdl/stratixiii
|
||||
stratixiv_ver = $MODEL_TECH/../altera/verilog/stratixiv
|
||||
stratixiv_hssi_ver = $MODEL_TECH/../altera/verilog/stratixiv_hssi
|
||||
stratixiv_pcie_hip_ver = $MODEL_TECH/../altera/verilog/stratixiv_pcie_hip
|
||||
stratixv_ver = $MODEL_TECH/../altera/verilog/stratixv
|
||||
stratixv_hssi_ver = $MODEL_TECH/../altera/verilog/stratixv_hssi
|
||||
stratixv_pcie_hip_ver = $MODEL_TECH/../altera/verilog/stratixv_pcie_hip
|
||||
arriavgz_ver = $MODEL_TECH/../altera/verilog/arriavgz
|
||||
arriavgz_hssi_ver = $MODEL_TECH/../altera/verilog/arriavgz_hssi
|
||||
arriavgz_pcie_hip_ver = $MODEL_TECH/../altera/verilog/arriavgz_pcie_hip
|
||||
arriav_ver = $MODEL_TECH/../altera/verilog/arriav
|
||||
arriav_hssi_ver = $MODEL_TECH/../altera/verilog/arriav_hssi
|
||||
arriav_pcie_hip_ver = $MODEL_TECH/../altera/verilog/arriav_pcie_hip
|
||||
cyclonev_ver = $MODEL_TECH/../altera/verilog/cyclonev
|
||||
cyclonev_hssi_ver = $MODEL_TECH/../altera/verilog/cyclonev_hssi
|
||||
cyclonev_pcie_hip_ver = $MODEL_TECH/../altera/verilog/cyclonev_pcie_hip
|
||||
cycloneiv_ver = $MODEL_TECH/../altera/verilog/cycloneiv
|
||||
cycloneiv_hssi_ver = $MODEL_TECH/../altera/verilog/cycloneiv_hssi
|
||||
cycloneiv_pcie_hip_ver = $MODEL_TECH/../altera/verilog/cycloneiv_pcie_hip
|
||||
cycloneive_ver = $MODEL_TECH/../altera/verilog/cycloneive
|
||||
hardcopyiv_hssi_ver = $MODEL_TECH/../altera/verilog/hardcopyiv_hssi
|
||||
hardcopyiv_pcie_hip_ver = $MODEL_TECH/../altera/verilog/hardcopyiv_pcie_hip
|
||||
|
||||
work = work
|
||||
[vcom]
|
||||
; VHDL93 variable selects language version as the default.
|
||||
; Default is VHDL-2002.
|
||||
; Value of 0 or 1987 for VHDL-1987.
|
||||
; Value of 1 or 1993 for VHDL-1993.
|
||||
; Default or value of 2 or 2002 for VHDL-2002.
|
||||
; Default or value of 3 or 2008 for VHDL-2008.
|
||||
VHDL93 = 2002
|
||||
|
||||
; Show source line containing error. Default is off.
|
||||
; Show_source = 1
|
||||
|
||||
; Turn off unbound-component warnings. Default is on.
|
||||
; Show_Warning1 = 0
|
||||
|
||||
; Turn off process-without-a-wait-statement warnings. Default is on.
|
||||
; Show_Warning2 = 0
|
||||
|
||||
; Turn off null-range warnings. Default is on.
|
||||
; Show_Warning3 = 0
|
||||
|
||||
; Turn off no-space-in-time-literal warnings. Default is on.
|
||||
; Show_Warning4 = 0
|
||||
|
||||
; Turn off multiple-drivers-on-unresolved-signal warnings. Default is on.
|
||||
; Show_Warning5 = 0
|
||||
|
||||
; Turn off optimization for IEEE std_logic_1164 package. Default is on.
|
||||
; Optimize_1164 = 0
|
||||
|
||||
; Turn on resolving of ambiguous function overloading in favor of the
|
||||
; "explicit" function declaration (not the one automatically created by
|
||||
; the compiler for each type declaration). Default is off.
|
||||
; The .ini file has Explicit enabled so that std_logic_signed/unsigned
|
||||
; will match the behavior of synthesis tools.
|
||||
Explicit = 1
|
||||
|
||||
; Turn off acceleration of the VITAL packages. Default is to accelerate.
|
||||
; NoVital = 1
|
||||
|
||||
; Turn off VITAL compliance checking. Default is checking on.
|
||||
; NoVitalCheck = 1
|
||||
|
||||
; Ignore VITAL compliance checking errors. Default is to not ignore.
|
||||
; IgnoreVitalErrors = 1
|
||||
|
||||
; Turn off VITAL compliance checking warnings. Default is to show warnings.
|
||||
; Show_VitalChecksWarnings = 0
|
||||
|
||||
; Keep silent about case statement static warnings.
|
||||
; Default is to give a warning.
|
||||
; NoCaseStaticError = 1
|
||||
|
||||
; Keep silent about warnings caused by aggregates that are not locally static.
|
||||
; Default is to give a warning.
|
||||
; NoOthersStaticError = 1
|
||||
|
||||
; Turn off inclusion of debugging info within design units.
|
||||
; Default is to include debugging info.
|
||||
; NoDebug = 1
|
||||
|
||||
; Turn off "Loading..." messages. Default is messages on.
|
||||
; Quiet = 1
|
||||
|
||||
; Turn on some limited synthesis rule compliance checking. Checks only:
|
||||
; -- signals used (read) by a process must be in the sensitivity list
|
||||
; CheckSynthesis = 1
|
||||
|
||||
; Activate optimizations on expressions that do not involve signals,
|
||||
; waits, or function/procedure/task invocations. Default is off.
|
||||
; ScalarOpts = 1
|
||||
|
||||
; Require the user to specify a configuration for all bindings,
|
||||
; and do not generate a compile time default binding for the
|
||||
; component. This will result in an elaboration error of
|
||||
; 'component not bound' if the user fails to do so. Avoids the rare
|
||||
; issue of a false dependency upon the unused default binding.
|
||||
; RequireConfigForAllDefaultBinding = 1
|
||||
|
||||
; Inhibit range checking on subscripts of arrays. Range checking on
|
||||
; scalars defined with subtypes is inhibited by default.
|
||||
; NoIndexCheck = 1
|
||||
|
||||
; Inhibit range checks on all (implicit and explicit) assignments to
|
||||
; scalar objects defined with subtypes.
|
||||
; NoRangeCheck = 1
|
||||
|
||||
[vlog]
|
||||
|
||||
; Turn off inclusion of debugging info within design units.
|
||||
; Default is to include debugging info.
|
||||
; NoDebug = 1
|
||||
|
||||
; Turn off "loading..." messages. Default is messages on.
|
||||
; Quiet = 1
|
||||
|
||||
; Turn on Verilog hazard checking (order-dependent accessing of global vars).
|
||||
; Default is off.
|
||||
; Hazard = 1
|
||||
|
||||
; Turn on converting regular Verilog identifiers to uppercase. Allows case
|
||||
; insensitivity for module names. Default is no conversion.
|
||||
; UpCase = 1
|
||||
|
||||
; Turn on incremental compilation of modules. Default is off.
|
||||
; Incremental = 1
|
||||
|
||||
; Turns on lint-style checking.
|
||||
; Show_Lint = 1
|
||||
|
||||
[vsim]
|
||||
; Simulator resolution
|
||||
; Set to fs, ps, ns, us, ms, or sec with optional prefix of 1, 10, or 100.
|
||||
Resolution = ps
|
||||
|
||||
; User time unit for run commands
|
||||
; Set to default, fs, ps, ns, us, ms, or sec. The default is to use the
|
||||
; unit specified for Resolution. For example, if Resolution is 100ps,
|
||||
; then UserTimeUnit defaults to ps.
|
||||
; Should generally be set to default.
|
||||
UserTimeUnit = default
|
||||
|
||||
; Default run length
|
||||
RunLength = 1 us
|
||||
|
||||
; Maximum iterations that can be run without advancing simulation time
|
||||
IterationLimit = 5000
|
||||
|
||||
; Directive to license manager:
|
||||
; vhdl Immediately reserve a VHDL license
|
||||
; vlog Immediately reserve a Verilog license
|
||||
; plus Immediately reserve a VHDL and Verilog license
|
||||
; nomgc Do not look for Mentor Graphics Licenses
|
||||
; nomti Do not look for Model Technology Licenses
|
||||
; noqueue Do not wait in the license queue when a license isn't available
|
||||
; viewsim Try for viewer license but accept simulator license(s) instead
|
||||
; of queuing for viewer license
|
||||
; License = plus
|
||||
|
||||
; Stop the simulator after a VHDL/Verilog assertion message
|
||||
; 0 = Note 1 = Warning 2 = Error 3 = Failure 4 = Fatal
|
||||
BreakOnAssertion = 3
|
||||
|
||||
; Assertion Message Format
|
||||
; %S - Severity Level
|
||||
; %R - Report Message
|
||||
; %T - Time of assertion
|
||||
; %D - Delta
|
||||
; %I - Instance or Region pathname (if available)
|
||||
; %% - print '%' character
|
||||
; AssertionFormat = "** %S: %R\n Time: %T Iteration: %D%I\n"
|
||||
|
||||
; Assertion File - alternate file for storing VHDL/Verilog assertion messages
|
||||
; AssertFile = assert.log
|
||||
|
||||
; Default radix for all windows and commands...
|
||||
; Set to symbolic, ascii, binary, octal, decimal, hex, unsigned
|
||||
DefaultRadix = hexadecimal
|
||||
|
||||
; VSIM Startup command
|
||||
; Startup = do startup.do
|
||||
|
||||
; File for saving command transcript
|
||||
TranscriptFile = transcript
|
||||
|
||||
; File for saving command history
|
||||
; CommandHistory = cmdhist.log
|
||||
|
||||
; Specify whether paths in simulator commands should be described
|
||||
; in VHDL or Verilog format.
|
||||
; For VHDL, PathSeparator = /
|
||||
; For Verilog, PathSeparator = .
|
||||
; Must not be the same character as DatasetSeparator.
|
||||
PathSeparator = /
|
||||
|
||||
; Specify the dataset separator for fully rooted contexts.
|
||||
; The default is ':'. For example, sim:/top
|
||||
; Must not be the same character as PathSeparator.
|
||||
DatasetSeparator = :
|
||||
|
||||
; Disable VHDL assertion messages
|
||||
; IgnoreNote = 1
|
||||
; IgnoreWarning = 1
|
||||
; IgnoreError = 1
|
||||
; IgnoreFailure = 1
|
||||
|
||||
; Default force kind. May be freeze, drive, deposit, or default
|
||||
; or in other terms, fixed, wired, or charged.
|
||||
; A value of "default" will use the signal kind to determine the
|
||||
; force kind, drive for resolved signals, freeze for unresolved signals
|
||||
; DefaultForceKind = freeze
|
||||
|
||||
; If zero, open files when elaborated; otherwise, open files on
|
||||
; first read or write. Default is 0.
|
||||
; DelayFileOpen = 1
|
||||
|
||||
; Control VHDL files opened for write.
|
||||
; 0 = Buffered, 1 = Unbuffered
|
||||
UnbufferedOutput = 0
|
||||
|
||||
; Control the number of VHDL files open concurrently.
|
||||
; This number should always be less than the current ulimit
|
||||
; setting for max file descriptors.
|
||||
; 0 = unlimited
|
||||
ConcurrentFileLimit = 40
|
||||
|
||||
; Control the number of hierarchical regions displayed as
|
||||
; part of a signal name shown in the Wave window.
|
||||
; A value of zero tells VSIM to display the full name.
|
||||
; The default is 0.
|
||||
; WaveSignalNameWidth = 0
|
||||
|
||||
; Turn off warnings from the std_logic_arith, std_logic_unsigned
|
||||
; and std_logic_signed packages.
|
||||
; StdArithNoWarnings = 1
|
||||
|
||||
; Turn off warnings from the IEEE numeric_std and numeric_bit packages.
|
||||
; NumericStdNoWarnings = 1
|
||||
|
||||
; Control the format of the (VHDL) FOR generate statement label
|
||||
; for each iteration. Do not quote it.
|
||||
; The format string here must contain the conversion codes %s and %d,
|
||||
; in that order, and no other conversion codes. The %s represents
|
||||
; the generate_label; the %d represents the generate parameter value
|
||||
; at a particular generate iteration (this is the position number if
|
||||
; the generate parameter is of an enumeration type). Embedded whitespace
|
||||
; is allowed (but discouraged); leading and trailing whitespace is ignored.
|
||||
; Application of the format must result in a unique scope name over all
|
||||
; such names in the design so that name lookup can function properly.
|
||||
; GenerateFormat = %s__%d
|
||||
|
||||
; Specify whether checkpoint files should be compressed.
|
||||
; The default is 1 (compressed).
|
||||
; CheckpointCompressMode = 0
|
||||
|
||||
; List of dynamically loaded objects for Verilog PLI applications
|
||||
; Veriuser = veriuser.sl
|
||||
|
||||
; Specify default options for the restart command. Options can be one
|
||||
; or more of: -force -nobreakpoint -nolist -nolog -nowave
|
||||
; DefaultRestartOptions = -force
|
||||
|
||||
; HP-UX 10.20 ONLY - Enable memory locking to speed up large designs
|
||||
; (> 500 megabyte memory footprint). Default is disabled.
|
||||
; Specify number of megabytes to lock.
|
||||
; LockedMemory = 1000
|
||||
|
||||
; Turn on (1) or off (0) WLF file compression.
|
||||
; The default is 1 (compress WLF file).
|
||||
; WLFCompress = 0
|
||||
|
||||
; Specify whether to save all design hierarchy (1) in the WLF file
|
||||
; or only regions containing logged signals (0).
|
||||
; The default is 0 (save only regions with logged signals).
|
||||
; WLFSaveAllRegions = 1
|
||||
|
||||
; WLF file time limit. Limit WLF file by time, as closely as possible,
|
||||
; to the specified amount of simulation time. When the limit is exceeded
|
||||
; the earliest times get truncated from the file.
|
||||
; If both time and size limits are specified the most restrictive is used.
|
||||
; UserTimeUnits are used if time units are not specified.
|
||||
; The default is 0 (no limit). Example: WLFTimeLimit = {100 ms}
|
||||
; WLFTimeLimit = 0
|
||||
|
||||
; WLF file size limit. Limit WLF file size, as closely as possible,
|
||||
; to the specified number of megabytes. If both time and size limits
|
||||
; are specified then the most restrictive is used.
|
||||
; The default is 0 (no limit).
|
||||
; WLFSizeLimit = 1000
|
||||
|
||||
; Specify whether or not a WLF file should be deleted when the
|
||||
; simulation ends. A value of 1 will cause the WLF file to be deleted.
|
||||
; The default is 0 (do not delete WLF file when simulation ends).
|
||||
; WLFDeleteOnQuit = 1
|
||||
|
||||
; Automatic SDF compilation
|
||||
; Disables automatic compilation of SDF files in flows that support it.
|
||||
; Default is on, uncomment to turn off.
|
||||
; NoAutoSDFCompile = 1
|
||||
|
||||
[lmc]
|
||||
|
||||
[msg_system]
|
||||
; Change a message severity or suppress a message.
|
||||
; The format is: <msg directive> = <msg number>[,<msg number>...]
|
||||
; Examples:
|
||||
; note = 3009
|
||||
; warning = 3033
|
||||
; error = 3010,3016
|
||||
; fatal = 3016,3033
|
||||
; suppress = 3009,3016,3043
|
||||
; The command verror <msg number> can be used to get the complete
|
||||
; description of a message.
|
||||
|
||||
; Control transcripting of elaboration/runtime messages.
|
||||
; The default is to have messages appear in the transcript and
|
||||
; recorded in the wlf file (messages that are recorded in the
|
||||
; wlf file can be viewed in the MsgViewer). The other settings
|
||||
; are to send messages only to the transcript or only to the
|
||||
; wlf file. The valid values are
|
||||
; both {default}
|
||||
; tran {transcript only}
|
||||
; wlf {wlf file only}
|
||||
; msgmode = both
|
||||
[Project]
|
||||
; Warning -- Do not edit the project properties directly.
|
||||
; Property names are dynamic in nature and property
|
||||
; values have special syntax. Changing property data directly
|
||||
; can result in a corrupt MPF file. All project properties
|
||||
; can be modified through project window dialogs.
|
||||
Project_Version = 6
|
||||
Project_DefaultLib = work
|
||||
Project_SortMethod = unused
|
||||
Project_Files_Count = 8
|
||||
Project_File_0 = $ROOT/cpu/bus/address_latch.v
|
||||
Project_File_P_0 = compile_order 0 compile_to work cover_branch 0 cover_cond 0 cover_covercells 0 cover_excludedefault 0 cover_expr 0 cover_exttoggle 0 cover_fsm 0 cover_nofec 0 cover_noshort 0 cover_optlevel 3 cover_stmt 0 cover_toggle 0 dont_compile 0 file_type verilog folder {Top Level} group_id 0 last_compile 1 ood 0 toggle - vlog_0InOptions {} vlog_1995compat 0 vlog_disableopt 0 vlog_enable0In 0 vlog_hazard 0 vlog_nodebug 0 vlog_noload 0 vlog_options {} vlog_protect 0 vlog_showsource 0 vlog_upper 0 voptflow 1
|
||||
Project_File_1 = $ROOT/cpu/bus/address_mux.v
|
||||
Project_File_P_1 = compile_order 7 compile_to work cover_branch 0 cover_cond 0 cover_covercells 0 cover_excludedefault 0 cover_expr 0 cover_exttoggle 0 cover_fsm 0 cover_nofec 0 cover_noshort 0 cover_optlevel 3 cover_stmt 0 cover_toggle 0 dont_compile 0 file_type verilog folder {Top Level} group_id 0 last_compile 1 ood 0 toggle - vlog_0InOptions {} vlog_1995compat 0 vlog_disableopt 0 vlog_enable0In 0 vlog_hazard 0 vlog_nodebug 0 vlog_noload 0 vlog_options {} vlog_protect 0 vlog_showsource 0 vlog_upper 0 voptflow 1
|
||||
Project_File_2 = $ROOT/cpu/bus/address_pins.v
|
||||
Project_File_P_2 = compile_order 5 compile_to work cover_branch 0 cover_cond 0 cover_covercells 0 cover_excludedefault 0 cover_expr 0 cover_exttoggle 0 cover_fsm 0 cover_nofec 0 cover_noshort 0 cover_optlevel 3 cover_stmt 0 cover_toggle 0 dont_compile 0 file_type verilog folder {Top Level} group_id 0 last_compile 1 ood 0 toggle - vlog_0InOptions {} vlog_1995compat 0 vlog_disableopt 0 vlog_enable0In 0 vlog_hazard 0 vlog_nodebug 0 vlog_noload 0 vlog_options {} vlog_protect 0 vlog_showsource 0 vlog_upper 0 voptflow 1
|
||||
Project_File_3 = $ROOT/cpu/bus/data_pins.v
|
||||
Project_File_P_3 = compile_order 6 compile_to work cover_branch 0 cover_cond 0 cover_covercells 0 cover_excludedefault 0 cover_expr 0 cover_exttoggle 0 cover_fsm 0 cover_nofec 0 cover_noshort 0 cover_optlevel 3 cover_stmt 0 cover_toggle 0 dont_compile 0 file_type verilog folder {Top Level} group_id 0 last_compile 1 ood 0 toggle - vlog_0InOptions {} vlog_1995compat 0 vlog_disableopt 0 vlog_enable0In 0 vlog_hazard 0 vlog_nodebug 0 vlog_noload 0 vlog_options {} vlog_protect 0 vlog_showsource 0 vlog_upper 0 voptflow 1
|
||||
Project_File_4 = $ROOT/cpu/bus/inc_dec.v
|
||||
Project_File_P_4 = compile_order 1 compile_to work cover_branch 0 cover_cond 0 cover_covercells 0 cover_excludedefault 0 cover_expr 0 cover_exttoggle 0 cover_fsm 0 cover_nofec 0 cover_noshort 0 cover_optlevel 3 cover_stmt 0 cover_toggle 0 dont_compile 0 file_type verilog folder {Top Level} group_id 0 last_compile 1 ood 0 toggle - vlog_0InOptions {} vlog_1995compat 0 vlog_disableopt 0 vlog_enable0In 0 vlog_hazard 0 vlog_nodebug 0 vlog_noload 0 vlog_options {} vlog_protect 0 vlog_showsource 0 vlog_upper 0 voptflow 1
|
||||
Project_File_5 = $ROOT/cpu/bus/inc_dec_2bit.v
|
||||
Project_File_P_5 = compile_order 3 compile_to work cover_branch 0 cover_cond 0 cover_covercells 0 cover_excludedefault 0 cover_expr 0 cover_exttoggle 0 cover_fsm 0 cover_nofec 0 cover_noshort 0 cover_optlevel 3 cover_stmt 0 cover_toggle 0 dont_compile 0 file_type verilog folder {Top Level} group_id 0 last_compile 1 ood 0 toggle - vlog_0InOptions {} vlog_1995compat 0 vlog_disableopt 0 vlog_enable0In 0 vlog_hazard 0 vlog_nodebug 0 vlog_noload 0 vlog_options {} vlog_protect 0 vlog_showsource 0 vlog_upper 0 voptflow 1
|
||||
Project_File_6 = $ROOT/cpu/bus/test_bus.sv
|
||||
Project_File_P_6 = compile_order 2 compile_to work cover_branch 0 cover_cond 0 cover_covercells 0 cover_excludedefault 0 cover_expr 0 cover_exttoggle 0 cover_fsm 0 cover_nofec 0 cover_noshort 0 cover_optlevel 3 cover_stmt 0 cover_toggle 0 dont_compile 0 file_type systemverilog folder {Top Level} group_id 0 last_compile 1 ood 0 toggle - vlog_0InOptions {} vlog_1995compat SV vlog_disableopt 0 vlog_enable0In 0 vlog_hazard 0 vlog_nodebug 0 vlog_noload 0 vlog_options {} vlog_protect 0 vlog_showsource 0 vlog_upper 0 voptflow 1
|
||||
Project_File_7 = $ROOT/cpu/bus/test_pins.sv
|
||||
Project_File_P_7 = compile_order 4 compile_to work cover_branch 0 cover_cond 0 cover_covercells 0 cover_excludedefault 0 cover_expr 0 cover_exttoggle 0 cover_fsm 0 cover_nofec 0 cover_noshort 0 cover_optlevel 3 cover_stmt 0 cover_toggle 0 dont_compile 0 file_type systemverilog folder {Top Level} group_id 0 last_compile 1 ood 0 toggle - vlog_0InOptions {} vlog_1995compat SV vlog_disableopt 0 vlog_enable0In 0 vlog_hazard 0 vlog_nodebug 0 vlog_noload 0 vlog_options {} vlog_protect 0 vlog_showsource 0 vlog_upper 0 voptflow 1
|
||||
Project_Sim_Count = 2
|
||||
Project_Sim_0 = Test pins
|
||||
Project_Sim_P_0 = timing default -t default -sdfnoerror 0 -nofileshare 0 +no_pulse_msg 0 -Lf {} Generics {} +notimingchecks 0 ok 1 folder {Top Level} +pulse_e {} additional_dus work.test_pins -assertfile {} -std_output {} -L {} -nopsl 0 -nosva 0 +pulse_r {} -absentisempty 0 -assertcover 0 -multisource_delay {} OtherArgs {} -vital2.2b 0 is_vopt_flow 0 -memprof 0 -noglitch 0 -0in_options {} selected_du {} -sdf {} -hazards 0 -0in 0 vopt_env 1 -coverage 0 +plusarg {} -assertdebug 0 -wlf {} -sdfnowarn 0 -std_input {}
|
||||
Project_Sim_1 = Test bus
|
||||
Project_Sim_P_1 = timing default -t default -sdfnoerror 0 -nofileshare 0 +no_pulse_msg 0 -Lf {} Generics {} +notimingchecks 0 ok 1 folder {Top Level} +pulse_e {} additional_dus work.test_bus -assertfile {} -std_output {} -L {} -nopsl 0 -nosva 0 +pulse_r {} -absentisempty 0 -assertcover 0 -multisource_delay {} OtherArgs {} -vital2.2b 0 is_vopt_flow 0 -memprof 0 -noglitch 0 -0in_options {} selected_du {} -sdf {} -hazards 0 -0in 0 vopt_env 1 -coverage 0 +plusarg {} -assertdebug 0 -wlf {} -sdfnowarn 0 -std_input {}
|
||||
Project_Folder_Count = 0
|
||||
Echo_Compile_Output = 0
|
||||
Save_Compile_Report = 1
|
||||
Project_Opt_Count = 0
|
||||
ForceSoftPaths = 1
|
||||
ProjectStatusDelay = 5000
|
||||
VERILOG_DoubleClick = Edit
|
||||
VERILOG_CustomDoubleClick =
|
||||
SYSTEMVERILOG_DoubleClick = Edit
|
||||
SYSTEMVERILOG_CustomDoubleClick =
|
||||
VHDL_DoubleClick = Edit
|
||||
VHDL_CustomDoubleClick =
|
||||
PSL_DoubleClick = Edit
|
||||
PSL_CustomDoubleClick =
|
||||
TEXT_DoubleClick = Edit
|
||||
TEXT_CustomDoubleClick =
|
||||
SYSTEMC_DoubleClick = Edit
|
||||
SYSTEMC_CustomDoubleClick =
|
||||
TCL_DoubleClick = Edit
|
||||
TCL_CustomDoubleClick =
|
||||
MACRO_DoubleClick = Edit
|
||||
MACRO_CustomDoubleClick =
|
||||
VCD_DoubleClick = Edit
|
||||
VCD_CustomDoubleClick =
|
||||
SDF_DoubleClick = Edit
|
||||
SDF_CustomDoubleClick =
|
||||
XML_DoubleClick = Edit
|
||||
XML_CustomDoubleClick =
|
||||
LOGFILE_DoubleClick = Edit
|
||||
LOGFILE_CustomDoubleClick =
|
||||
UCDB_DoubleClick = Edit
|
||||
UCDB_CustomDoubleClick =
|
||||
UPF_DoubleClick = Edit
|
||||
UPF_CustomDoubleClick =
|
||||
PCF_DoubleClick = Edit
|
||||
PCF_CustomDoubleClick =
|
||||
PROJECT_DoubleClick = Edit
|
||||
PROJECT_CustomDoubleClick =
|
||||
VRM_DoubleClick = Edit
|
||||
VRM_CustomDoubleClick =
|
||||
DEBUGDATABASE_DoubleClick = Edit
|
||||
DEBUGDATABASE_CustomDoubleClick =
|
||||
DEBUGARCHIVE_DoubleClick = Edit
|
||||
DEBUGARCHIVE_CustomDoubleClick =
|
||||
Project_Major_Version = 10
|
||||
Project_Minor_Version = 1
|
||||
@@ -0,0 +1,34 @@
|
||||
onerror {resume}
|
||||
quietly WaveActivateNextPane {} 0
|
||||
add wave -noupdate /test_bus/nreset
|
||||
add wave -noupdate /test_bus/clk
|
||||
add wave -noupdate /test_bus/abusw
|
||||
add wave -noupdate /test_bus/abus
|
||||
add wave -noupdate -color Gold /test_bus/address
|
||||
add wave -noupdate /test_bus/ctl_al_we
|
||||
add wave -noupdate /test_bus/ctl_bus_inc_oe
|
||||
add wave -noupdate /test_bus/ctl_inc_dec
|
||||
add wave -noupdate /test_bus/ctl_inc_limit6
|
||||
add wave -noupdate /test_bus/ctl_inc_cy
|
||||
add wave -noupdate /test_bus/clrpc
|
||||
add wave -noupdate /test_bus/address_is_1
|
||||
add wave -noupdate /test_bus/address_latch_/ctl_apin_mux
|
||||
add wave -noupdate /test_bus/address_latch_/ctl_apin_mux2
|
||||
TreeUpdate [SetDefaultTree]
|
||||
WaveRestoreCursors {{Cursor 1} {5500 ns} 0}
|
||||
quietly wave cursor active 1
|
||||
configure wave -namecolwidth 141
|
||||
configure wave -valuecolwidth 62
|
||||
configure wave -justifyvalue left
|
||||
configure wave -signalnamewidth 1
|
||||
configure wave -snapdistance 10
|
||||
configure wave -datasetprefix 0
|
||||
configure wave -rowmargin 4
|
||||
configure wave -childrowmargin 2
|
||||
configure wave -gridoffset 0
|
||||
configure wave -gridperiod 1
|
||||
configure wave -griddelta 40
|
||||
configure wave -timeline 1
|
||||
configure wave -timelineunits ps
|
||||
update
|
||||
WaveRestoreZoom {0 ns} {39500 ns}
|
||||
@@ -0,0 +1,34 @@
|
||||
onerror {resume}
|
||||
quietly WaveActivateNextPane {} 0
|
||||
add wave -noupdate /test_pins/clk
|
||||
add wave -noupdate -divider apins
|
||||
add wave -noupdate -color Gold -radix hexadecimal /test_pins/apin
|
||||
add wave -noupdate -radix hexadecimal /test_pins/ab
|
||||
add wave -noupdate /test_pins/ctl_ab_we
|
||||
add wave -noupdate -divider dpins
|
||||
add wave -noupdate -radix hexadecimal /test_pins/dpin
|
||||
add wave -noupdate -color Gold -radix hexadecimal /test_pins/db
|
||||
add wave -noupdate /test_pins/ctl_db_we
|
||||
add wave -noupdate /test_pins/ctl_db_pin_re
|
||||
add wave -noupdate /test_pins/ctl_db_pin_oe
|
||||
add wave -noupdate /test_pins/ctl_db_oe
|
||||
add wave -noupdate -radix hexadecimal /test_pins/db_w
|
||||
add wave -noupdate -radix hexadecimal /test_pins/dpin_w
|
||||
TreeUpdate [SetDefaultTree]
|
||||
WaveRestoreCursors {{Cursor 1} {19000 ns} 0}
|
||||
quietly wave cursor active 1
|
||||
configure wave -namecolwidth 138
|
||||
configure wave -valuecolwidth 54
|
||||
configure wave -justifyvalue right
|
||||
configure wave -signalnamewidth 1
|
||||
configure wave -snapdistance 10
|
||||
configure wave -datasetprefix 0
|
||||
configure wave -rowmargin 4
|
||||
configure wave -childrowmargin 2
|
||||
configure wave -gridoffset 0
|
||||
configure wave -gridperiod 1
|
||||
configure wave -griddelta 40
|
||||
configure wave -timeline 1
|
||||
configure wave -timelineunits us
|
||||
update
|
||||
WaveRestoreZoom {0 ns} {57700 ns}
|
||||
@@ -0,0 +1,30 @@
|
||||
# -------------------------------------------------------------------------- #
|
||||
#
|
||||
# Copyright (C) 1991-2013 Altera Corporation
|
||||
# Your use of Altera Corporation's design tools, logic functions
|
||||
# and other software and tools, and its AMPP partner logic
|
||||
# functions, and any output files from any of the foregoing
|
||||
# (including device programming or simulation files), and any
|
||||
# associated documentation or information are expressly subject
|
||||
# to the terms and conditions of the Altera Program License
|
||||
# Subscription Agreement, Altera MegaCore Function License
|
||||
# Agreement, or other applicable license agreement, including,
|
||||
# without limitation, that your use is for the sole purpose of
|
||||
# programming logic devices manufactured by Altera and sold by
|
||||
# Altera or its authorized distributors. Please refer to the
|
||||
# applicable agreement for further details.
|
||||
#
|
||||
# -------------------------------------------------------------------------- #
|
||||
#
|
||||
# Quartus II 64-Bit
|
||||
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
|
||||
# Date created = 09:15:26 October 13, 2014
|
||||
#
|
||||
# -------------------------------------------------------------------------- #
|
||||
|
||||
QUARTUS_VERSION = "13.0"
|
||||
DATE = "09:15:26 October 13, 2014"
|
||||
|
||||
# Revisions
|
||||
|
||||
PROJECT_REVISION = "test_bus"
|
||||
@@ -0,0 +1,77 @@
|
||||
# -------------------------------------------------------------------------- #
|
||||
#
|
||||
# Copyright (C) 1991-2013 Altera Corporation
|
||||
# Your use of Altera Corporation's design tools, logic functions
|
||||
# and other software and tools, and its AMPP partner logic
|
||||
# functions, and any output files from any of the foregoing
|
||||
# (including device programming or simulation files), and any
|
||||
# associated documentation or information are expressly subject
|
||||
# to the terms and conditions of the Altera Program License
|
||||
# Subscription Agreement, Altera MegaCore Function License
|
||||
# Agreement, or other applicable license agreement, including,
|
||||
# without limitation, that your use is for the sole purpose of
|
||||
# programming logic devices manufactured by Altera and sold by
|
||||
# Altera or its authorized distributors. Please refer to the
|
||||
# applicable agreement for further details.
|
||||
#
|
||||
# -------------------------------------------------------------------------- #
|
||||
#
|
||||
# Quartus II 64-Bit
|
||||
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
|
||||
# Date created = 09:15:26 October 13, 2014
|
||||
#
|
||||
# -------------------------------------------------------------------------- #
|
||||
#
|
||||
# Notes:
|
||||
#
|
||||
# 1) The default values for assignments are stored in the file:
|
||||
# test_bus_assignment_defaults.qdf
|
||||
# If this file doesn't exist, see file:
|
||||
# assignment_defaults.qdf
|
||||
#
|
||||
# 2) Altera recommends that you do not modify this file. This
|
||||
# file is updated automatically by the Quartus II software
|
||||
# and any changes you make may be lost or overwritten.
|
||||
#
|
||||
# -------------------------------------------------------------------------- #
|
||||
|
||||
|
||||
set_global_assignment -name FAMILY "Cyclone II"
|
||||
set_global_assignment -name DEVICE EP2C20F484C7
|
||||
set_global_assignment -name TOP_LEVEL_ENTITY control_pins_n
|
||||
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
|
||||
set_global_assignment -name PROJECT_CREATION_TIME_DATE "09:15:26 OCTOBER 13, 2014"
|
||||
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
|
||||
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
|
||||
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
|
||||
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
|
||||
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
|
||||
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
|
||||
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
|
||||
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
|
||||
set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS ON
|
||||
set_global_assignment -name SMART_RECOMPILE ON
|
||||
set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON
|
||||
set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS OFF
|
||||
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
|
||||
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
|
||||
set_global_assignment -name VERILOG_INPUT_VERSION SYSTEMVERILOG_2005
|
||||
set_global_assignment -name VERILOG_SHOW_LMF_MAPPING_MESSAGES OFF
|
||||
set_global_assignment -name USE_CONFIGURATION_DEVICE ON
|
||||
set_global_assignment -name RESERVE_ALL_UNUSED_PINS "AS INPUT TRI-STATED WITH WEAK PULL-UP"
|
||||
set_global_assignment -name TIMEQUEST_DO_REPORT_TIMING ON
|
||||
set_global_assignment -name TIMEQUEST_DO_CCPP_REMOVAL ON
|
||||
set_global_assignment -name BSF_FILE address_mux.bsf
|
||||
set_global_assignment -name BSF_FILE inc_dec_2bit.bsf
|
||||
set_global_assignment -name BDF_FILE inc_dec_2bit.bdf
|
||||
set_global_assignment -name BDF_FILE inc_dec.bdf
|
||||
set_global_assignment -name BDF_FILE data_switch_mask.bdf
|
||||
set_global_assignment -name BDF_FILE data_switch.bdf
|
||||
set_global_assignment -name BDF_FILE data_pins.bdf
|
||||
set_global_assignment -name BDF_FILE control_pins_n.bdf
|
||||
set_global_assignment -name BDF_FILE bus_control.bdf
|
||||
set_global_assignment -name BDF_FILE address_pins.bdf
|
||||
set_global_assignment -name BDF_FILE address_latch.bdf
|
||||
set_global_assignment -name BDF_FILE address_mux.bdf
|
||||
set_global_assignment -name VERILOG_FILE bus_switch.v
|
||||
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
|
||||
@@ -0,0 +1,109 @@
|
||||
//==============================================================
|
||||
// Test address latch and increment block
|
||||
//==============================================================
|
||||
`timescale 1us/ 100 ns
|
||||
|
||||
module test_bus;
|
||||
|
||||
// ----------------- CLOCKS AND RESET -----------------
|
||||
// Define one full T-clock cycle delay
|
||||
`define T #2
|
||||
bit clk = 1;
|
||||
initial repeat (26) #1 clk = ~clk;
|
||||
reg nreset;
|
||||
|
||||
// ----------------------------------------------------
|
||||
// Bi-directional bus that can also be tri-stated
|
||||
reg [15:0] abusw; // Drive it using this bus
|
||||
wire [15:0] abus; // Read it using this bus
|
||||
wire [15:0] address; // Final address ouput
|
||||
|
||||
// ----------------- INPUT CONTROL -----------------
|
||||
reg ctl_al_we; // Write enable to address latch
|
||||
reg ctl_bus_inc_oe; // Write incrementer onto the internal data bus
|
||||
reg ctl_apin_mux; // Selects mux1
|
||||
reg ctl_apin_mux2; // Selects mux2
|
||||
|
||||
// ----------------- INC/DEC -----------------
|
||||
reg ctl_inc_dec; // Perform decrement (1) or increment (0)
|
||||
reg ctl_inc_limit6; // Limit increment to 6 bits (for incrementing IR)
|
||||
reg ctl_inc_cy; // Address increment, carry in value (+/-1 or 0)
|
||||
reg clrpc; // Force zero (to clear PC/IR)
|
||||
|
||||
// ----------------- OUTPUT/STATUS -----------------
|
||||
wire address_is_1; // Signals when the final address is 1
|
||||
|
||||
// ----------------- TEST -------------------
|
||||
`define CHECK(arg) \
|
||||
assert(address==arg);
|
||||
|
||||
initial begin
|
||||
nreset = 0;
|
||||
abusw = 'z;
|
||||
ctl_al_we = 0;
|
||||
ctl_bus_inc_oe = 0;
|
||||
ctl_inc_dec = 0;
|
||||
ctl_inc_limit6 = 0;
|
||||
ctl_inc_cy = 0;
|
||||
clrpc = 0;
|
||||
ctl_apin_mux = 0;
|
||||
ctl_apin_mux2 = 0;
|
||||
|
||||
//------------------------------------------------------------
|
||||
`T nreset = 1;
|
||||
|
||||
//------------------------------------------------------------
|
||||
// Perform a simple increment and decrement
|
||||
`T abusw = 16'h1234;
|
||||
ctl_al_we = 1; // Write value to the latch
|
||||
ctl_apin_mux = 1; // Output incrementer to the address bus
|
||||
ctl_inc_cy = 1; // +1 show "1235"
|
||||
`T `CHECK(16'h1235);
|
||||
ctl_inc_dec = 1; // -1 show "1233"
|
||||
`T `CHECK(16'h1233);
|
||||
// ...through overflow
|
||||
abusw = 16'hffff;
|
||||
ctl_inc_dec = 0;
|
||||
ctl_inc_cy = 1; // +1 show "0"
|
||||
`T `CHECK(16'h0000);
|
||||
ctl_inc_dec = 1; // -1 show "FFFE"
|
||||
`T `CHECK(16'hFFFE);
|
||||
abusw = 16'h0;
|
||||
ctl_inc_dec = 0;
|
||||
ctl_inc_cy = 1; // +1 show "1"
|
||||
`T `CHECK(16'h0001);
|
||||
ctl_inc_dec = 1; // -1 show "FFFF"
|
||||
`T `CHECK(16'hFFFF);
|
||||
ctl_inc_cy = 0; // show "0000"
|
||||
`T `CHECK(16'h0000);
|
||||
ctl_inc_dec = 0; // show "0000"
|
||||
|
||||
//------------------------------------------------------------
|
||||
// Test the address latch and the mux
|
||||
`T abusw = 16'hAA50;
|
||||
ctl_al_we = 1; // Write AA55 to the latch
|
||||
ctl_inc_cy = 1;
|
||||
`T ctl_al_we = 0; // show "AA51"
|
||||
`T `CHECK(16'hAA51);
|
||||
ctl_apin_mux = 0;
|
||||
ctl_apin_mux2 = 1;
|
||||
|
||||
//------------------------------------------------------------
|
||||
// Test the tri-state db
|
||||
`T abusw = 'z;
|
||||
ctl_bus_inc_oe = 1; // Output latched value (AA50)
|
||||
`T `CHECK(16'hAA50);
|
||||
|
||||
`T $display("End of test");
|
||||
end
|
||||
|
||||
// Drive 3-state bidirectional bus with these statements
|
||||
assign abus = abusw;
|
||||
|
||||
//--------------------------------------------------------------
|
||||
// Instantiate address latch block
|
||||
//--------------------------------------------------------------
|
||||
|
||||
address_latch address_latch_( .* );
|
||||
|
||||
endmodule
|
||||
@@ -0,0 +1,105 @@
|
||||
//==============================================================
|
||||
// Test address and data pins blocks
|
||||
//==============================================================
|
||||
`timescale 1us/ 100 ns
|
||||
|
||||
module test_pins;
|
||||
|
||||
// ----------------- CLOCKS AND RESET -----------------
|
||||
// Define one full T-clock cycle delay
|
||||
`define T #2
|
||||
bit clk = 1;
|
||||
initial repeat (24) #1 clk = ~clk;
|
||||
|
||||
// ------------------------ ADDRESS PINS ---------------------
|
||||
logic [15:0] ab; // Internal address bus
|
||||
logic ctl_ab_we; // Write enable to address pin latch
|
||||
logic pin_control_oe; // Output enable to address pins; otherwise tri-stated
|
||||
wire [15:0] apin; // Output address bus to address pins
|
||||
|
||||
// ------------------------ DATA PINS ------------------------
|
||||
logic ctl_db_we; // Write enable to data pin output latch
|
||||
logic ctl_db_oe; // Output enable to internal data bus
|
||||
logic ctl_db_pin_re; // Read from the data pin into the latch
|
||||
logic ctl_db_pin_oe; // Output enable to data pins; otherwise tri-stated
|
||||
logic ctl_pin_oe;
|
||||
|
||||
// ----------------------------------------------------
|
||||
// Bidirectional internal data bus
|
||||
logic [7:0] db_w; // Drive it using this bus
|
||||
wire [7:0] db; // Read it using this bus
|
||||
assign db = db_w; // Drive 3-state bidirectional bus
|
||||
always_comb // Output to pin bus only when our
|
||||
begin // test is not driving it
|
||||
if (db_w==='z)
|
||||
ctl_db_oe = 1;
|
||||
else
|
||||
ctl_db_oe = 0;
|
||||
end
|
||||
|
||||
// ----------------------------------------------------
|
||||
// Bidirectional external data pins
|
||||
logic [7:0] dpin_w; // Drive it using this bus
|
||||
wire [7:0] dpin; // Read it using this bus
|
||||
assign dpin = dpin_w; // Drive 3-state bidirectional
|
||||
always_comb // Output to pin bus only when our
|
||||
begin // test is not driving it
|
||||
if (dpin_w==='z)
|
||||
ctl_db_pin_oe = 1;
|
||||
else
|
||||
ctl_db_pin_oe = 0;
|
||||
end
|
||||
|
||||
// ----------------- TEST -------------------
|
||||
`define CHECKA(arg) \
|
||||
assert(apin===arg);
|
||||
|
||||
`define CHECKD(arg) \
|
||||
assert(dpin===arg);
|
||||
|
||||
initial begin
|
||||
ab = 16'h0;
|
||||
ctl_ab_we = 0;
|
||||
pin_control_oe = 0;
|
||||
db_w = 'z;
|
||||
dpin_w = 'z;
|
||||
ctl_db_we = 0;
|
||||
|
||||
//------------------------------------------------------------
|
||||
// Test the address pin logic
|
||||
`T ab = 16'hAA55; // Latch a value and output it
|
||||
ctl_ab_we = 1;
|
||||
pin_control_oe = 1;
|
||||
`T ctl_ab_we = 0;
|
||||
`T `CHECKA(16'hAA55);
|
||||
pin_control_oe = 0;
|
||||
ab = 16'h1234; // Should not affect
|
||||
`T pin_control_oe = 1; // Toggle output on and off
|
||||
`T `CHECKA(16'hAA55);
|
||||
pin_control_oe = 0;
|
||||
`T `CHECKA(16'hz);
|
||||
|
||||
//------------------------------------------------------------
|
||||
// Test the data pin logic
|
||||
`T dpin_w = 8'hAA; // Load and latch a value
|
||||
ctl_db_pin_re = 1; // Read into the latch
|
||||
|
||||
`T dpin_w = 'z;
|
||||
db_w = 8'h55;
|
||||
ctl_db_pin_re = 0;
|
||||
ctl_db_we = 1;
|
||||
`CHECKD(8'hAA);
|
||||
`T db_w = 'z;
|
||||
|
||||
`T $display("End of test");
|
||||
end
|
||||
|
||||
//--------------------------------------------------------------
|
||||
// Instantiate bus block and assign identical nets and variables
|
||||
//--------------------------------------------------------------
|
||||
|
||||
address_pins address_pins_inst( .*, .bus_ab_pin_we(ctl_ab_we), .address(ab[15:0]), .abus(apin[15:0]) );
|
||||
|
||||
data_pins data_pins_inst( .*, .ctl_bus_db_oe(ctl_db_pin_oe), .ctl_bus_db_we(ctl_db_we), .bus_db_pin_oe(ctl_db_pin_oe), .bus_db_pin_re(ctl_db_pin_re), .D(dpin[7:0]) );
|
||||
|
||||
endmodule
|
||||
File diff suppressed because it is too large
Load Diff
Some files were not shown because too many files have changed in this diff Show More
Reference in New Issue
Block a user