Files
de0-zx-spectrum/spectrum.v
T

24 lines
330 B
Verilog
Raw Normal View History

2022-03-30 11:53:01 +03:00
module spectrum(
input CLOCK_50,
2022-03-30 12:47:42 +03:00
output wire[7:0] LED
2022-03-30 11:53:01 +03:00
);
2022-03-30 13:18:06 +03:00
reg[13:0] address;
2022-03-30 12:47:42 +03:00
wire[7:0] mem_data;
rom0 rom(
.address(address),
.clock(CLOCK_50),
.q(mem_data)
);
2022-03-30 11:53:01 +03:00
2022-03-30 13:18:06 +03:00
reg[21:0] counter;
2022-03-30 11:53:01 +03:00
always @(posedge CLOCK_50)
begin
2022-03-30 13:18:06 +03:00
counter <= counter + 1;
2022-03-30 12:47:42 +03:00
if (counter == 0)
2022-03-30 13:18:06 +03:00
address <= address + 1;
2022-03-30 11:53:01 +03:00
end
2022-03-30 12:47:42 +03:00
assign LED = mem_data;
2022-03-30 11:53:01 +03:00
endmodule