36 lines
1.4 KiB
Plaintext
36 lines
1.4 KiB
Plaintext
|
--lpm_decode CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone IV E" LPM_DECODES=2 LPM_WIDTH=1 data enable eq
|
||
|
|
--VERSION_BEGIN 13.1 cbx_cycloneii 2013:10:17:09:48:19:SJ cbx_lpm_add_sub 2013:10:17:09:48:19:SJ cbx_lpm_compare 2013:10:17:09:48:19:SJ cbx_lpm_decode 2013:10:17:09:48:19:SJ cbx_mgl 2013:10:17:09:48:49:SJ cbx_stratix 2013:10:17:09:48:19:SJ cbx_stratixii 2013:10:17:09:48:19:SJ VERSION_END
|
||
|
|
|
||
|
|
|
||
|
|
-- Copyright (C) 1991-2013 Altera Corporation
|
||
|
|
-- Your use of Altera Corporation's design tools, logic functions
|
||
|
|
-- and other software and tools, and its AMPP partner logic
|
||
|
|
-- functions, and any output files from any of the foregoing
|
||
|
|
-- (including device programming or simulation files), and any
|
||
|
|
-- associated documentation or information are expressly subject
|
||
|
|
-- to the terms and conditions of the Altera Program License
|
||
|
|
-- Subscription Agreement, Altera MegaCore Function License
|
||
|
|
-- Agreement, or other applicable license agreement, including,
|
||
|
|
-- without limitation, that your use is for the sole purpose of
|
||
|
|
-- programming logic devices manufactured by Altera and sold by
|
||
|
|
-- Altera or its authorized distributors. Please refer to the
|
||
|
|
-- applicable agreement for further details.
|
||
|
|
|
||
|
|
|
||
|
|
|
||
|
|
--synthesis_resources = lut 1
|
||
|
|
SUBDESIGN decode_jsa
|
||
|
|
(
|
||
|
|
data[0..0] : input;
|
||
|
|
enable : input;
|
||
|
|
eq[1..0] : output;
|
||
|
|
)
|
||
|
|
VARIABLE
|
||
|
|
eq_node[1..0] : WIRE;
|
||
|
|
|
||
|
|
BEGIN
|
||
|
|
eq[] = eq_node[];
|
||
|
|
eq_node[] = ( (data[] & enable), ((! data[]) & enable));
|
||
|
|
END;
|
||
|
|
--VALID FILE
|