2022-04-01 18:58:14 +03:00
|
|
|
ADDRESS_REG_B=CLOCK1
|
|
|
|
|
CLOCK_ENABLE_INPUT_A=BYPASS
|
|
|
|
|
CLOCK_ENABLE_INPUT_B=BYPASS
|
|
|
|
|
CLOCK_ENABLE_OUTPUT_A=BYPASS
|
|
|
|
|
CLOCK_ENABLE_OUTPUT_B=BYPASS
|
|
|
|
|
INDATA_REG_B=CLOCK1
|
2022-03-30 12:47:42 +03:00
|
|
|
INTENDED_DEVICE_FAMILY="Cyclone IV E"
|
2022-04-01 18:58:14 +03:00
|
|
|
LPM_TYPE=altsyncram
|
|
|
|
|
NUMWORDS_A=16384
|
|
|
|
|
NUMWORDS_B=16384
|
|
|
|
|
OPERATION_MODE=BIDIR_DUAL_PORT
|
|
|
|
|
OUTDATA_ACLR_A=NONE
|
|
|
|
|
OUTDATA_ACLR_B=NONE
|
|
|
|
|
OUTDATA_REG_A=CLOCK0
|
|
|
|
|
OUTDATA_REG_B=CLOCK1
|
|
|
|
|
POWER_UP_UNINITIALIZED=FALSE
|
|
|
|
|
READ_DURING_WRITE_MODE_PORT_A=NEW_DATA_NO_NBE_READ
|
|
|
|
|
READ_DURING_WRITE_MODE_PORT_B=NEW_DATA_NO_NBE_READ
|
|
|
|
|
WIDTHAD_A=14
|
|
|
|
|
WIDTHAD_B=14
|
|
|
|
|
WIDTH_A=8
|
|
|
|
|
WIDTH_B=8
|
|
|
|
|
WIDTH_BYTEENA_A=1
|
|
|
|
|
WIDTH_BYTEENA_B=1
|
|
|
|
|
WRCONTROL_WRADDRESS_REG_B=CLOCK1
|
2022-03-30 12:47:42 +03:00
|
|
|
DEVICE_FAMILY="Cyclone IV E"
|
2022-04-01 18:58:14 +03:00
|
|
|
address_a
|
|
|
|
|
address_b
|
|
|
|
|
clock0
|
|
|
|
|
clock1
|
|
|
|
|
data_a
|
|
|
|
|
data_b
|
|
|
|
|
wren_a
|
|
|
|
|
wren_b
|
|
|
|
|
q_a
|
|
|
|
|
q_b
|
